## Features

- One full bridge for 6 A load $\left(\mathrm{R}_{\mathrm{ON}}=150 \mathrm{~m} \Omega\right)$
- Two half bridges for 3 A load $\left(R_{\mathrm{ON}}=300 \mathrm{~m} \Omega\right)$

■ Two half bridges for 0.5 A load
( $\mathrm{R}_{\mathrm{ON}}=1600 \mathrm{~m} \Omega$ )
■ One high-side driver for 5 A load
( $\mathrm{R}_{\mathrm{ON}}=100 \mathrm{~m} \Omega$ )

- One configurable high-side driver for up to $1.5 \mathrm{~A}\left(\mathrm{R}_{\mathrm{ON}}=500 \mathrm{~m} \Omega\right)$ or 0.35 A ( $\mathrm{R}_{\mathrm{ON}}=1600 \mathrm{~m} \Omega$ ) load
- One configurable high-side driver for 0.7 A $\left(\mathrm{R}_{\mathrm{ON}}=800 \mathrm{~m} \Omega\right)$ or $0.35 \mathrm{~A}\left(\mathrm{R}_{\mathrm{ON}}=1600 \mathrm{~m} \Omega\right)$ load

■ Two high-side drivers for 0.5 A load ( $\mathrm{R}_{\mathrm{ON}}=1600 \mathrm{~m} \Omega$ )
■ Programmable softstart function to drive loads with higher inrush currents as current limitation value

- Very low $\mathrm{V}_{\mathrm{S}}$ current consumption in standby mode ( $\mathrm{I}_{\mathrm{S}}<6 \mu \mathrm{~A}$ typ; $\mathrm{T}_{\mathrm{j}} \leq 85^{\circ} \mathrm{C}$ )
- Current monitor output for all high-side drivers
- Central two-stage charge pump
- Motor bridge driver with full $\mathrm{R}_{\text {dson }}$ down to 6 V
- Device contains temperature warning and protection
- Open-load detection for all outputs
- Overcurrent protection for all outputs
- Separated half bridges for door lock motor
- Programmable PWM control of all outputs
- STM standard serial peripheral interface (STSPI 3.1)
■ Control block for electrochromic element
- Electrochromic element can be negatively discharged
- Prepared for additional fail-safe path for H-bridge



## Applications

■ Door actuator driver with 6 bridges for double door lock control, mirror fold and mirror axis control, high-side driver for mirror defroster, bulbs and LEDs.
■ Control block with external MOS transistor for charging / discharging of electrochromic glass. Motor bridge driver.

■ H-bridge control for external power transistors

## Description

The L99DZ80EP is a microcontroller driven multifunctional door actuator driver for automotive applications. Up to five DC motors and five grounded resistive loads can be driven with six half bridges and five high-side drivers. Four external MOS transistors in bridge configuration can be driven. An electrochromic mirror glass can be controlled using the integrated SPI-driven module in conjunction with an external MOS transistor. The mirror glass can also be discharged through a negative supply. The integrated SPI controls all operating modes (forward, reverse, brake and high impedance). Also all diagnostic information is available via SPI read.

Table 1. Device summary

| Package | Order codes |  |
| :---: | :---: | :---: |
|  | Tray | Tape and reel |
| TQFP-64 | L99DZ80EP | L99DZ80EPTR |

## Contents

1 Block diagram and pin description ..... 7
2 Electrical specifications ..... 11
2.1 Absolute maximum ratings ..... 11
2.2 ESD protection ..... 12
2.3 Thermal data ..... 12
2.4 Package and PCB thermal data ..... 13
2.4.1 TQFP-64 thermal data ..... 13
2.5 Electrical characteristics ..... 15
2.6 Outputs OUT1 - OUT11, ECV, ECFD ..... 17
2.7 H-bridge driver ..... 21
2.8 Electrochrome mirror driver ..... 25
2.9 SPI / logic - electrical characteristics ..... 27
3 Application information ..... 32
3.1 Dual power supply: VS and VCC ..... 32
3.2 Wake up and Active mode/standby mode ..... 32
3.3 Charge pump ..... 32
3.4 Diagnostic functions ..... 32
3.5 Overvoltage and undervoltage detection at VS ..... 32
3.6 Overvoltage and undervoltage detection at VCC ..... 33
3.7 Temperature warning and shutdown ..... 33
3.8 Inductive loads ..... 33
3.9 Open-load detection ..... 34
3.10 Overcurrent detection ..... 34
3.11 Current monitor ..... 34
3.12 PWM mode of the power outputs ..... 34
3.13 Cross-current protection ..... 35
3.14 Programmable soft-start function to drive loads with higher inrush current ..... 35
3.15 H -bridge control (DIR, PWMH, bits SD, SDS) ..... 36
3.16 H-bridge driver slew-rate control ..... 37
3.17 Resistive low ..... 38
3.18 Short circuit detection/drain source monitoring ..... 38
3.19 H-bridge monitoring in off-mode ..... 39
3.20 Programmable cross current protection ..... 41
3.21 Controller of electrochromic glass ..... 42
3.22 Watchdog ..... 44
4 Functional description of the SPI ..... 45
4.1 General description ..... 45
4.1.1 Chip Select Not (CSN) ..... 45
4.1.2 Serial Data In (DI) ..... 45
4.1.3 Serial Clock (CLK) ..... 45
4.1.4 Serial Data Out (DO) ..... 45
4.1.5 SPI communication flow ..... 45
4.2 Command byte ..... 47
4.2.1 Operation code definition ..... 47
4.3 Device memory map ..... 47
5 SPI - control and status registers ..... 49
5.1 Control Register 0 ..... 50
5.2 Control Register 1 ..... 50
5.3 Control Register 2 ..... 51
5.4 Control Register 3 ..... 52
5.5 Control Register 4 ..... 53
5.6 Control Register 5 ..... 53
5.7 Control Register 6 ..... 54
5.8 Configuration Register ..... 55
5.9 Status Register 0 ..... 55
5.10 Status Register 1 ..... 56
5.11 Status Register 2 ..... 57
5.12 Status Register 3 ..... 57
6 Package and packing information ..... 59
6.1 ECOPACK ${ }^{\circledR}$ package ..... 59
6.2 TQFP-64 mechanical data ..... 59
6.3 TQFP-64 packing information ..... 61
7 Revision history ..... 65

## List of tables

Table 1. Device summary ..... 1
Table 2. Pin definitions and functions ..... 8
Table 3. Absolute maximum ratings ..... 11
Table 4. ESD protection ..... 12
Table 5. Operating junction temperature ..... 12
Table 6. Temperature warning and thermal shutdown ..... 12
Table 7. Package thermal impedance ..... 12
Table 8. Supply. ..... 15
Table 9. Overvoltage and undervoltage detection ..... 15
Table 10. Current monitor output (CM) ..... 16
Table 11. Charge pump ..... 16
Table 12. On-resistance ..... 17
Table 13. Power outputs switching times ..... 19
Table 14. Current monitoring ..... 19
Table 15. Gate drivers for the external Power-MOS (H-bridge) ..... 21
Table 16. Gate drivers for the external Power-MOS switching times ..... 21
Table 17. Drain source monitoring ..... 24
Table 18. Open-load monitoring ..... 25
Table 19. Electrochrome mirror driver ..... 25
Table 20. Delay time from Standby to Active mode ..... 27
Table 21. Inputs: DI, CSN, CLK, DIR and PWMH ..... 27
Table 22. AC-Characteristics ..... 28
Table 23. Dynamic characteristics ..... 28
Table 24. Watchdog ..... 31
Table 25. H-bridge control truth table ..... 36
Table 26. H-bridge DS-monitor threshold ..... 39
Table 27. Cross-current protection time ..... 42
Table 28. Command byte ..... 47
Table 29. Operation code definition ..... 47
Table 30. RAM memory map ..... 47
Table 31. ROM memory map ..... 48
Table 32. Global status byte ..... 49
Table 33. Control Register 0 ..... 50
Table 34. Control Register 1 ..... 50
Table 35. Control Register 2 ..... 51
Table 36. Control Register 3 ..... 52
Table 37. Control Register 4 ..... 53
Table 38. Control Register 5 ..... 53
Table 39. Control Register 6 ..... 54
Table 40. Configuration Register ..... 55
Table 41. Status Register 0 ..... 55
Table 42. Status Register 1 ..... 56
Table 43. Status Register 2 ..... 57
Table 44. Status Register 3 ..... 57
Table 45. TQFP-64 mechanical data ..... 59
Table 46. Document revision history ..... 65

## List of figures

Figure 1. Block diagram ..... 7
Figure 2. Pin connection (top view) ..... 10
Figure 3. TQFP-64 2 layer PCB ..... 13
Figure 4. TQFP-64 4 layer PCB ..... 13
Figure 5. TQFP-64 thermal impedance junction to ambient vs PCB copper area ..... 14
Figure 6. IGHxr ranges ..... 23
Figure 7. IGHxf ranges ..... 23
Figure 8. H-driver delay times ..... 24
Figure 9. SPI timing parameters ..... 29
Figure 10. SPI input and output timing parameters ..... 30
Figure 11. SPI delay description ..... 30
Figure 12. Power-output (OUT<11:1>, ECV, ECFD) timing. ..... 31
Figure 13. Overcurrent recovery mode ..... 36
Figure 14. H-bridge GSHx slope ..... 38
Figure 15. H-bridge diagnosis ..... 39
Figure 16. H-bridge open-load detection (no open-load detected) ..... 40
Figure 17. H-bridge open-load detection (open-load detected) ..... 40
Figure 18. H-bridge open-load detection (short to ground detected) ..... 41
Figure 19. H-bridge open-load detection with H-OLTH HIGH = '1' (short to $\mathrm{V}_{\mathrm{S}}$ detected) ..... 41
Figure 20. Electrochrome mirror driver with mirror referenced to ground ..... 43
Figure 21. Electrochrome mirror driver with mirror referenced to ECFD for negative discharge ..... 44
Figure 22. Write and read SPI ..... 46
Figure 23. TQFP-64 package dimension ..... 60
Figure 24. TQFP-64 power lead-less tray shipment (no suffix) (part 1) ..... 61
Figure 25. TQFP-64 power lead-less tray shipment (no suffix) (part 2) ..... 62
Figure 26. TQFP-64 power lead-less tape and reel shipment (suffix "TR") (part 1). ..... 63
Figure 27. TQFP-64 power lead-less tape and reel shipment (suffix "TR") (part 2) ..... 64

## 1 <br> Block diagram and pin description

Figure 1. Block diagram


Table 2. Pin definitions and functions

| Pin | Symbol | Function |
| :---: | :---: | :---: |
| 57, 58 | $\mathrm{GND}_{1}$ | Ground: reference potential. GND1 and GND2 are internally connected. GND1 supplies OUT1-3, GND2 supplies OUT4-6 <br> Important: For the capability of driving the full current at the outputs, all pins of GND must be externally connected! |
| $\begin{gathered} 17,18, \\ 26,31,32 \end{gathered}$ | $\mathrm{GND}_{2}$ |  |
| 17 | SGND | Signal Ground: this pin is shared with GND2 pin |
| $\begin{gathered} 2,3,45, \\ 46,51,52 \end{gathered}$ | $\mathrm{VS}_{1}$ | Power supply voltage for power stage outputs (external reverse protection required): for this input a ceramic capacitor as close as possible to GND is recommended. VS1 supplies OUT1-3, OUT7-11 and the internal VS supply, VS2 supplies OUT4-6 <br> Important: For the capability of driving the full current at the outputs all pins of VS must be externally connected! |
| $\begin{gathered} 11,12,23, \\ 36,37 \end{gathered}$ | VS 2 |  |
| 48, 49, 50 | OUT11 | High-side-driver output 11: the output is built by a high-side switch and is intended for resistive loads, hence the internal reverse diode from GND to the output is missing. For ESD reason a diode to GND is present but the energy which can be dissipated is limited. The High-side driver is a power DMOS transistor with an internal parasitic reverse diode from the output to VS (bulk-drain-diode). The output is overcurrent and open load protected. <br> Important: For the capability of driving the full current at the outputs all pins of OUT11 must be externally connected! |
| 59, 60 | OUT1 | Half-bridge outputs $1,2,3,4,5,6$ : the output is built by a high side and a low side switch, which are internally connected. The output stage of both switches is a power DMOS transistor. Each driver has an internal parasitic reverse diode (bulk-drain-diode: high side driver from output to VS, low side driver from GND to output). This output is over current and open load protected. |
| 56 | OUT2 |  |
| 55 | OUT3 |  |
| $\begin{aligned} & 19,20, \\ & 21,22 \end{aligned}$ | OUT4 |  |
| $\begin{aligned} & 27,28, \\ & 29,30 \end{aligned}$ | OUT5 |  |
| 24, 25 | OUT6 |  |
| 40 | DO | Serial data output: the diagnosis data is available via the SPI and this 3 -state-output. The output remains in 3-state, if the chip is not selected by the input CSN (CSN = high). |
| 34 | CM | Current monitor output: depending on the selected multiplexer bits of the Control Register this output sources an image of the instant current through the corresponding high side driver with a fixed ratio. |
| 35 | CSN | Chip-Select-Not input: this input is low active and requires CMOS logic levels. The serial data transfer between the device and the micro controller is enabled by pulling the input CSN to low level. |
| 41 | DI | Serial data input: the input requires CMOS logic levels and receives serial data from the microcontroller. The data is a 24 bit control word and the most significant bit (MSB, bit 23) is transferred first. |
| 38 | CLK | Serial clock input: this input controls the internal shift register of the SPI and requires CMOS logic levels. |
| 33 | DIR | Direction Input: this input controls the H -Bridge Drivers |

Table 2. Pin definitions and functions (continued)

| Pin | Symbol | $\quad$ Function |
| :---: | :---: | :--- |
| 39 | VCC | $\begin{array}{l}\text { Supply Voltage: } 5 \text { V supply. A ceramic capacitor as close as possible to } \\ \text { GND is recommended. }\end{array}$ |
| 44 | OUT9 | $\begin{array}{l}\text { High-side-driver output 9: the output is built by a high side switch and is } \\ \text { intended for resistive loads; hence the internal reverse diode from GND } \\ \text { to the output is missing. For ESD reason a diode to GND is present but } \\ \text { the energy which can be dissipated is limited. The high-side driver is a } \\ \text { power DMOS transistor with an internal parasitic reverse diode from the } \\ \text { output to VS (bulk-drain-diode). The output is over current and open load } \\ \text { protected. }\end{array}$ |
| 42 | PWMH | $\begin{array}{l}\text { PWMH input: this input signal can be used to control the H-Bridge Gate } \\ \text { drivers }\end{array}$ |
| 43 | ECDR | $\begin{array}{l}\text { ECDR: using the device in EC control mode this pin is used to control the } \\ \text { Gate of an external MOSFET. }\end{array}$ |
| 62,63 | OUT7 | $\begin{array}{l}\text { High side driver output 8: see OUT9 } \\ \text { Important: This output can be configured to supply a bulb with low on- } \\ \text { resistance or a LED with higher on-resistance in a different application. }\end{array}$ |
| 61 | OUT8 | OUT10/EC | \(\left.\begin{array}{l}High-side-driver-output 10: see OUT9 <br>

Important: Beside the OUT10-HS on/off bit this output can be switched on <br>
setting the ECON bit for electrochrome control mode with higher priority.\end{array}\right\}\)

Figure 2. Pin connection (top view)


## 2 Electrical specifications

### 2.1 Absolute maximum ratings

Stressing the device above the rating listed in the "Absolute maximum ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality document.

Table 3. Absolute maximum ratings

| Symbol | Parameter/test condition |  | Value [DC Voltage] | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{S} 1}, \mathrm{~V}_{\mathrm{S} 2}$ | DC supply voltage |  | -0.3 to +28 | V |
|  | Single pulse / $\mathrm{t}_{\text {max }}<400 \mathrm{~ms}$ "transient load dump" |  | -0.3 to +40 | V |
| $\mathrm{V}_{\mathrm{CC}}$ | Stabilized supply voltage, logic supply |  | -0.3 to $\mathrm{V}_{\mathrm{S}}+0.3$ | V |
| $\begin{gathered} \mathrm{V}_{\mathrm{DI},} \mathrm{~V}_{\mathrm{CLK}}, \mathrm{~V}_{\mathrm{CSN}}, \mathrm{~V}_{\mathrm{DO}}, \\ \mathrm{~V}_{\mathrm{CM}}, \mathrm{~V}_{\mathrm{DIR}}, \mathrm{~V}_{\mathrm{PWMH}}, \mathrm{~V}_{\mathrm{DIR}} \end{gathered}$ | Logic input / output voltage range |  | -0.3 to $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| $\mathrm{V}_{\text {OUTn, ECDR, ECV, ECFD }}$ | Output voltage ( $\mathrm{n}=1$ to 11) |  | -0.3 to $\mathrm{V}_{\mathrm{S}}+0.3$ | V |
| $\underset{\left(\mathrm{V}_{\mathrm{SL} 1}, \mathrm{~V}_{\mathrm{SH} 1}, \mathrm{~V}_{\mathrm{SL} 2}, \mathrm{~V}_{\mathrm{SH} 2}\right.}{\left(\mathrm{V}^{2}\right.}$ | High voltage signal pins |  | -6 to 40 | V |
| $\begin{gathered} \mathrm{V}_{\mathrm{GL} 1}, \mathrm{~V}_{\mathrm{GH} 1}, \mathrm{~V}_{\mathrm{GL} 2}, \mathrm{~V}_{\mathrm{GH} 2} \\ \left(\mathrm{~V}_{\mathrm{Gxy}}\right) \end{gathered}$ | High voltage signal pins |  | $\begin{gathered} \mathrm{V}_{\mathrm{Sxy}}-1 \text { to } \mathrm{V}_{\mathrm{Sxy}+10} \\ \mathrm{~V}_{\mathrm{CP}}+0.3 \end{gathered}$ | V |
| $\mathrm{V}_{\text {CP1P }}$ | High voltage signal pins |  | $\mathrm{V}_{S}-0.3$ to $\mathrm{V}_{S}+10$ | V |
| $\mathrm{V}_{\text {CP2P }}$ | High voltage signal pins |  | $\mathrm{V}_{S}-0.6$ to $\mathrm{V}_{S}+10$ | V |
| $\mathrm{V}_{\text {CP1M }}, \mathrm{V}_{\text {CP2M }}$ | High voltage signal pins |  | -0.3 to $\mathrm{V}_{\mathrm{S}}+0.3$ | V |
| $\mathrm{V}_{\mathrm{CP}}$ | High voltage signal pin | $\mathrm{V}_{\mathrm{S} 1,2} \leq 26 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{S}}-0.3$ to $\mathrm{V}_{\mathrm{S}}+14$ | V |
|  |  | $\mathrm{V}_{\mathrm{S} 1,2}>26 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{S}}-0.3$ to +40 | V |
| IOUT2,3,9,10, ECV, ECFD | Output current ${ }^{(1)}$ |  | $\pm 1.25$ | A |
| Iout1,6,7 | Output current ${ }^{(1)}$ (low on-resistance mode) |  | $\pm 5$ | A |
| Iout7 | Output current ${ }^{(1)}$ (high on-resistance mode) |  | $\pm 5$ | A |
| Iout8 | Output current ${ }^{(1)}$ |  | $\pm 2.5$ | A |
| IOUT4,5 | Output current ${ }^{(1)}$ |  | $\pm 10$ | A |
| IOUT11 | Output current ${ }^{(1)}$ |  | $\pm 7.5$ | A |
| IVS1cum | Maximum cumulated input current at $\mathrm{VS}_{1}$ pins ${ }^{(1)}$ |  | $\pm 12.5$ | A |
| IVS2cum | Maximum cumulated input current at $\mathrm{VS}_{2}$ pins ${ }^{(1)}$ |  | $\pm 12.5$ | A |
| $\mathrm{I}_{\text {GND1cum }}$ | Maximum cumulated output current at $\mathrm{GND}_{1}$ pins ${ }^{(1)}$ |  | $\pm 5$ | A |
| $\mathrm{I}_{\text {GND2cum }}$ | Maximum cumulated output current at $\mathrm{GND}_{2}$ pins $^{(1)}$ |  | $\pm 12.5$ | A |

1. Values for the absolute maximum DC current through the bond wires. This value does not consider maximum power dissipation or other limits.

### 2.2 ESD protection

Table 4. ESD protection

| Parameter | Value | Unit |
| :--- | :--- | :---: |
| All pins | $\pm 2^{(1)}$ | kV |
| Power output pins: OUT1 - OUT11, ECV, ECFD | $\pm 4^{(1)}$ | kV |

1. HBM according to MIL 883C, Method 3015.7 or EIA/JESD22-A114-A.

### 2.3 Thermal data

Table 5. Operating junction temperature

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{j}}$ | Operating junction temperature | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |

Table 6. Temperature warning and thermal shutdown

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\text {jTW ON }}$ | Temperature warning threshold <br> (junction temperature) |  | 130 |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {jTS ON }}$ | Thermal shutdown threshold <br> (junction temperature) |  | 150 |  | 170 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {jftt }}$ | Thermal warning / shutdown <br> filter time |  | 32 |  | $\mu \mathrm{~s}$ |  |

Table 7. Package thermal impedance

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {thj }}$-amb | Thermal resistance junction to ambient (max) | See Figure 5 | K/W |

### 2.4 Package and PCB thermal data

### 2.4.1 TQFP-64 thermal data

Figure 3. TQFP-64 2 layer PCB


Figure 4. TQFP-64 4 layer PCB


Note: $\quad$ Layout condition of $R_{t h}$ and $Z_{\text {th }}$ measurements (board finish thickness $1.6 \mathrm{~mm}+/-10 \%$, board double layer and four layers, board dimension $77 \mathrm{~mm} x 114 \mathrm{~mm}$, board material FR4, Cu thickness 0.070 mm (outer layers), Cu thickness 0.035 mm (inner layers), thermal vias separation 1.2 mm , thermal via diameter $0.3 \mathrm{~mm}+/-0.08 \mathrm{~mm}$, Cu thickness on vias 0.025 mm , footprint dimension $6 \mathrm{~mm} \times 6 \mathrm{~mm}$ ). 4-layer PCB: Cu on mid1 layer, Cu on mid2 layer and Cu on bottom layer: $62 \mathrm{~cm}^{2} . Z_{\text {th }}$ measured on the major power dissipator contributor

Figure 5. TQFP-64 thermal impedance junction to ambient vs PCB copper area


### 2.5 Electrical characteristics

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 18 \mathrm{~V}, 4.75 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$; all outputs open; $\mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

Table 8. Supply

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{S}$ | Operating voltage range |  | 5 |  | 28 | V |
| $\mathrm{I}_{\mathrm{VS} \text { (act) }}$ | Current consumption in active mode | $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V}^{(1)}$ |  | 5 | 10 | mA |
| $\mathrm{I}_{\mathrm{VS} \text { (stby) }}$ | Current consumption in standby mode | $\mathrm{V}_{\mathrm{S}}=16 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC}}=5.3 \mathrm{~V} ;$ <br> standby mode <br> OUT1 - OUT11; ECV; <br> ECDR floating <br> $\mathrm{T}_{\text {TEST }}=-40^{\circ} \mathrm{C}$ to $25^{\circ} \mathrm{C}$ |  | 4 | 12 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{T}_{\text {TEST }}=85^{\circ} \mathrm{C}^{(1)}$ |  | 6 | 25 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{CC}}$ | Operating voltage range |  | 4.5 |  | 5.5 | V |
| $\mathrm{I}_{\mathrm{VCC}}($ active) | $\mathrm{V}_{\text {CC }}$ supply current | $\mathrm{V}_{\mathrm{S}}=16 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC}}=5.3 \mathrm{~V} ;$ <br> $\mathrm{CSN}=\mathrm{V}_{\mathrm{CC}}$; active mode <br> OUT1 - OUT11; ECV; <br> ECDR floating |  | 5 | 10 | mA |
| $\mathrm{I}_{\mathrm{VCC}(\text { (stby })}$ | $\mathrm{V}_{\mathrm{CC}}$ standby current | $\mathrm{V}_{\mathrm{S}}=16 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} ;$ <br> $\mathrm{CSN}=\mathrm{V}_{\mathrm{CC}}$; active mode <br> OUT1 - OUT11; ECV; <br> ECFD ECDR floating <br> $\mathrm{T}_{\text {TEST }}=-40^{\circ} \mathrm{C}$ to $25^{\circ} \mathrm{C}$ |  | 3 | 6 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{T}_{\text {TEST }}=85^{\circ} \mathrm{C}^{(1)}$ |  | 4 | 8 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{S}}=16 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC}}=5.3 \mathrm{~V} ;$ <br> $\mathrm{CSN}=\mathrm{V}_{\mathrm{CC}}$; active mode <br> OUT1 - OUT11; ECV; <br> ECFD ECDR floating <br> $\mathrm{T}_{\text {TEST }}=-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |  |  | 25 | $\mu \mathrm{A}$ |

1. This parameter is guaranteed by design

Table 9. Overvoltage and undervoltage detection

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {SUV ON }}$ | VS UV threshold voltage ${ }^{(1)}$ | $\mathrm{V}_{\text {S }}$ increasing | 5.6 |  | 7.2 | V |
| $\mathrm{~V}_{\text {SUV OFF }}$ | VS UV threshold voltage ${ }^{(1)}$ | $\mathrm{V}_{\text {S }}$ decreasing | 5 |  | 5.9 | V |
| $\mathrm{~V}_{\text {SUV hyst }}$ | VS UV hysteresis ${ }^{(1)}$ | $\mathrm{V}_{\text {SUV oN }}{ }^{-} \mathrm{V}_{\text {SUV OFF }}$ |  | 0.5 |  | V |
| $\mathrm{t}_{\text {vsuvfilt }}$ | VS UV filter time |  |  | 48 |  | $\mu \mathrm{~s}$ |
| $\mathrm{~V}_{\text {SOV OFF }}$ | VS OV threshold voltage |  |  |  |  |  |
| $\mathrm{V}_{\text {SOV ON }}$ | VS OV threshold voltage $^{(1)}$ | $\mathrm{V}_{\text {S }}$ increasing | $\mathrm{V}_{\text {S }}$ decreasing | 18.5 |  | 24.5 |
| $\mathrm{~V}_{\text {SOV hyst }}$ | VS OV hysteresis ${ }^{(1)}$ | $\mathrm{V}_{\text {SOV OFF }}-\mathrm{V}_{\text {SOV ON }}$ | 18.0 |  | 23.5 | V |

Table 9. Overvoltage and undervoltage detection (continued)

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {vsovfilt }}$ | VS OV filter time |  |  | 48 |  | $\mu \mathrm{s}$ |
| V VCCRESHU | Upper $\mathrm{V}_{\mathrm{CC}}$ reset threshold ${ }^{(2)}$ | $\mathrm{V}_{\text {CC }}$ increasing | 5.8 |  | 7.5 | V |
| $\mathrm{V}_{\text {VCCRESHD }}$ | Upper $\mathrm{V}_{\text {CC }}$ reset threshold | $\mathrm{V}_{\text {CC }}$ decreasing | 5.5 |  | 7.1 | V |
| $V_{\text {Vccres }}$ <br> hysth | Upper reset hysteresis | $\mathrm{V}_{\text {VCCRESHu }}-\mathrm{V}_{\text {VCCRESHD }}$ |  | 0.1 |  | V |
| $\mathrm{V}_{\text {POROFF }}$ | Power-on-reset threshold | $\mathrm{V}_{\mathrm{CC}}$ increasing | 3.4 |  | 4.4 | V |
| $\mathrm{V}_{\text {PORON }}$ | Power-on-reset threshold | $V_{\text {CC }}$ decreasing | 3.1 |  | 4.1 | V |
| $\mathrm{V}_{\text {POR hystL }}$ | Power-on-reset hysteresis | $\mathrm{V}_{\text {POROFFL }}-\mathrm{V}_{\text {PORONL }}$ |  | 0.3 |  | V |

1. $\mathrm{VS}=5 \mathrm{~V}$ to 28 V
2. If $\mathrm{V}_{\mathrm{CC}}$ exceeds this value all registers are reset and the device enters standby mode.

Table 10. Current monitor output (CM)

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CM}}$ | Functional voltage range |  | 0 |  | $\mathrm{V}_{\mathrm{CC}}-1 \mathrm{~V}$ | V |
| $\mathrm{I}_{\mathrm{CM} \mathrm{r}}$ | Current monitor output ratio: $\mathrm{I}_{\mathrm{CM}} / \mathrm{I}_{\mathrm{OUT} 1,4,5,6,11}$ and 7 (low onresistance) | $0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq \mathrm{V}_{\mathrm{CC}}-1 \mathrm{~V}$ |  | 1/10000 |  |  |
|  | $\mathrm{I}_{\text {CM }} / \mathrm{l}$ OUT8 (low on-resistance) |  |  | 1/6500 |  |  |
|  | $\mathrm{I}_{\mathrm{CM}} / \mathrm{I}_{\text {OUT } 2,3,7,8,9,10 ~ a n d ~} 7,8$ (high onresistance) |  |  | 1/2000 |  |  |
| $\mathrm{I}_{\text {CM acc }}$ | Current monitor accuracy $\mathrm{accl}_{\text {CMOUT1,4,5,6,11 }}$ and 7(low on-res.) | $\begin{aligned} & 0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq \mathrm{V}_{\mathrm{CC}}-1 \mathrm{~V} ; \\ & \mathrm{l}_{\text {OUTmin }}=500 \mathrm{~mA} ; \\ & \text { lout } 4,5 \max =5.9 \mathrm{~A} ; \\ & \text { lout } 11 \max =4.9 \mathrm{~A} ; \\ & \text { lout } 1,6 \max =2.9 \mathrm{~A} ; \\ & \text { lout max }=1.4 \mathrm{~A} \end{aligned}$ |  | $\begin{gathered} 4 \%+ \\ 1 \% \text { FS } \\ (1) \end{gathered}$ | $\begin{gathered} 8 \%+ \\ 2 \% \text { FS } \end{gathered}$ <br> (1) |  |
|  | $\mathrm{accl}_{\text {CMOUT2,3,8,9, }} \mathbf{1 0}$ and 7(high on-res.) | $\begin{aligned} & 0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq \mathrm{V}_{\mathrm{CC}}-1 \mathrm{~V} ; \\ & \text { lout.min }=100 \mathrm{~mA} ; \\ & \text { lout2,3,9,10max }=0.4 \mathrm{~A} ; \\ & \text { lout }{ }^{2} \text { max }=0.3 \mathrm{~A} ; \\ & \text { louts(low rdson)max }=0.6 \mathrm{~A} ; \\ & \text { louts(high rdson)max }=0.3 \mathrm{~A} \end{aligned}$ |  |  |  |  |
| $\mathrm{t}_{\mathrm{cmb}}$ | Current monitor blanking time |  |  | 32 |  | $\mu \mathrm{s}$ |

1. FS (full scale) $=I_{\text {OUTmax }}{ }^{*} I_{\text {CMr }}$

Table 11. Charge pump

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CP}}$ | Charge pump output <br> voltage | $\mathrm{V}_{\mathrm{S}}=6 \mathrm{~V} ; \mathrm{I}_{\mathrm{CP}}=-10 \mathrm{~mA}$ | $\mathrm{~V}_{\mathrm{S}}+6$ | $\mathrm{~V}_{\mathrm{S}}+7$ | $\mathrm{~V}_{\mathrm{S}}+7.85$ | V |
|  | $\mathrm{~V}_{\mathrm{S}} \geq 10 \mathrm{~V} ; \mathrm{I}_{\mathrm{CP}}=-15 \mathrm{~mA}$ | $\mathrm{~V}_{\mathrm{S}}+11$ | $\mathrm{~V}_{\mathrm{S}}+12$ | $\mathrm{~V}_{\mathrm{S}}+13.5$ | V |  |

Table 11. Charge pump (continued)

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {CP }}$ | Charge pump output current ${ }^{(1)}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CP}}=\mathrm{V}_{\mathrm{S}}+10 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \\ & \mathrm{C}_{1}=\mathrm{C}_{2}=\mathrm{C}_{\mathrm{CP}}=100 \mathrm{nF} \end{aligned}$ | 25 |  | 47 | mA |
| ICPlim | Charge pump output current limitation ${ }^{(2)}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CP}}=\mathrm{V}_{\mathrm{S}} ; \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \\ & \mathrm{C}_{1}=\mathrm{C}_{2}=\mathrm{C}_{\mathrm{CP}}=100 \mathrm{nF} \end{aligned}$ | 29 |  | 70 | mA |
| $\mathrm{V}_{\text {CP_low }}$ | Charge pump low threshold voltage |  | $\mathrm{V}_{\mathrm{S}}+4.6$ | $\mathrm{V}_{S}+5$ | $\mathrm{V}_{\mathrm{S}}+5.4$ | V |
| $\mathrm{T}_{\mathrm{CP}}$ | Charge pump low filter time |  |  | 64 |  | $\mu \mathrm{s}$ |

1. $\mathrm{I}_{\mathrm{CP}}$ is the minimum current the device can provide to an external circuit without $\mathrm{V}_{\mathrm{CP}}$ going below $\mathrm{V}_{\mathrm{S}}+10 \mathrm{~V}$
2. $\mathrm{I}_{\text {CPlim }}$ is the maximum current, which flows out of the device in case of a short to $\mathrm{V}_{\mathrm{S}}$

### 2.6 Outputs OUT1 - OUT11, ECV, ECFD

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 18 \mathrm{~V}, 4.75 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$; all outputs open;
$\mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.
Table 12. On-resistance

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ron out 1,6 | On-resistance to supply or GND | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C} ; \\ & \mathrm{I}_{\text {OUT } 1,6}= \pm 1.5 \mathrm{~A} \end{aligned}$ |  | 300 | 400 | $\mathrm{m} \Omega$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=+125^{\circ} \mathrm{C} ; \\ & \text { IOUT1,6 }= \pm 1.5 \mathrm{~A} \end{aligned}$ |  | 450 | 600 | $\mathrm{m} \Omega$ |
| ron OUT2,3 | On-resistance to supply or GND | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C} ; \\ & \mathrm{l}_{\text {OUT2,3 }}= \pm 0.4 \mathrm{~A} \end{aligned}$ |  | 1600 | 2200 | $\mathrm{m} \Omega$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=+125^{\circ} \mathrm{C} ; \\ & \text { lout } 2,3= \pm 0.4 \mathrm{~A} \end{aligned}$ |  | 2500 | 3400 | $\mathrm{m} \Omega$ |
| ron OUT4,5 | On-resistance to supply or GND | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C} ; \\ & \mathrm{I}_{\text {OUT4,5 }}= \pm 3.0 \mathrm{~A} \end{aligned}$ |  | 150 | 200 | $\mathrm{m} \Omega$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=+125^{\circ} \mathrm{C} ; \\ & \mathrm{l} \text { OUT4,5 }= \pm 3.0 \mathrm{~A} \end{aligned}$ |  | 225 | 300 | $\mathrm{m} \Omega$ |
| ${ }^{\text {ron OUT7 }}$ | On-resistance to supply in low resistance mode | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C} ; \\ & \mathrm{l}_{\text {OUT7 }}=-0.8 \mathrm{~A} \end{aligned}$ |  | 500 | 700 | $\mathrm{m} \Omega$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=+125^{\circ} \mathrm{C} ; \\ & \mathrm{l}_{\text {OUT7 }}=-0.8 \mathrm{~A} \end{aligned}$ |  | 700 | 950 | $\mathrm{m} \Omega$ |
|  | On-resistance to supply in high resistance mode | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C} ; \\ & \mathrm{l}_{\text {OUT7 }}=-0.2 \mathrm{~A} \end{aligned}$ |  | 1600 | 2400 | $\mathrm{m} \Omega$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=+125^{\circ} \mathrm{C} ; \\ & \mathrm{l}_{\text {OUT7 }}=-0.2 \mathrm{~A} \end{aligned}$ |  | 2500 | 3400 | $\mathrm{m} \Omega$ |

Table 12. On-resistance (continued)

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ron OUT8 | On-resistance to supply in low resistance mode | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C} ; \\ & \mathrm{l}_{\text {OUT8 }}=-0.4 \mathrm{~A} \end{aligned}$ |  | 800 | 1200 | $\mathrm{m} \Omega$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=+125^{\circ} \mathrm{C} ; \\ & \mathrm{I}_{\text {OUT8 }}=-0.4 \mathrm{~A} \end{aligned}$ |  | 1200 | 1700 | $\mathrm{m} \Omega$ |
|  | On-resistance to supply in high resistance mode | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C} ; \\ & \mathrm{l}_{\text {OUT8 }}=-0.2 \mathrm{~A} \end{aligned}$ |  | 1600 | 2400 | $\mathrm{m} \Omega$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=+125^{\circ} \mathrm{C} ; \\ & \mathrm{I}_{\text {OUT8 }}=-0.2 \mathrm{~A} \end{aligned}$ |  | 2500 | 3400 | $\mathrm{m} \Omega$ |
| ron outa, 10 | On-resistance to supply | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C} ; \\ & \text { louta }^{2} 10=-0.4 \mathrm{~A} \end{aligned}$ |  | 1600 | 2200 | $\mathrm{m} \Omega$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=+125^{\circ} \mathrm{C} ; \\ & \mathrm{I}_{\text {OUT } 9,10}=-0.4 \mathrm{~A} \end{aligned}$ |  | 2500 | 3400 | $\mathrm{m} \Omega$ |
| ${ }^{\text {r ON OUT11 }}$ | On-resistance to supply | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C} ; \\ & \mathrm{l}_{\text {OUT11 }}=-3.0 \mathrm{~A} \end{aligned}$ |  | 100 | 140 | $\mathrm{m} \Omega$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=+125^{\circ} \mathrm{C} ; \\ & \mathrm{I}_{\text {OUT11 }}=-3.0 \mathrm{~A} \end{aligned}$ |  | 140 | 190 | $\mathrm{m} \Omega$ |
| 'ON ECV,ECFD | On-resistance to GND | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C} ; \\ & \text { IOUTECV,ECFD }=+0.4 \mathrm{~A} \end{aligned}$ |  | 1600 | 2200 | $\mathrm{m} \Omega$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=+125^{\circ} \mathrm{C} ; \\ & \mathrm{I}_{\text {OUTECV,ECFD }}=+0.4 \mathrm{~A} \end{aligned}$ |  | 2500 | 3400 | $\mathrm{m} \Omega$ |
| $\mathrm{l}_{\text {QLH }}$ | Switched-off output current high side drivers of OUT1-6,9-11 | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$; standby mode | -5 | -2 |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$; active mode | -10.2 | -7 |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{QLH} 7,8}$ | Switched-off output current high side drivers of OUT7,8 | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$; standby mode | -5 | -2 |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$; active mode | -15 | -10 |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {QLL }}$ | Switched-off output current low side drivers of OUT1-6 | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\mathrm{S}}$; standby mode |  | 80 | 165 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\mathrm{S}}-0.5 \mathrm{~V}$ active mode | -10 | -7 |  | $\mu \mathrm{A}$ |
|  | Switched-off output current low side drivers of ECV | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {S }}$; standby mode | -15 |  | 15 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\mathrm{S}}-0.5 \mathrm{~V}$ active mode | -10 | -7 |  | $\mu \mathrm{A}$ |
|  | Switched-off output current low side drivers of ECFD | $\mathrm{V}_{\text {OUT }}=4 \mathrm{~V}$; standby mode |  | 80 | 165 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {OUT }}=4 \mathrm{~V}$; active mode | -10 |  | 10 | $\mu \mathrm{A}$ |

Table 13. Power outputs switching times

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{dONH}}$ | Output delay time high side driver on (all OUT except $\mathrm{OUT}_{7,8}$ ) | $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} ;$ <br> corresponding low side driver is not active ${ }^{(1)(2)(3)}$ | 10 | 40 | 80 | $\mu \mathrm{s}$ |
|  | Output delay time high side driver on $\left(\mathrm{OUT}_{7,8}\right.$ in high $\mathrm{R}_{\mathrm{DSON}}$ mode) |  | 15 | 35 | 60 | $\mu \mathrm{s}$ |
|  | Output delay time high side driver on ( $\mathrm{OUT}_{7,8}$ in low $\mathrm{R}_{\mathrm{DSON}}$ mode) |  | 10 | 35 | 80 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {d OFF }}$ | Output delay time high side driver off ( $\mathrm{OUT}_{1,4,5,6,11}$ ) | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}^{(1)(2)(3)} \end{aligned}$ | 50 | 150 | 300 | $\mu \mathrm{s}$ |
|  | Output delay time high side driver off ( $\mathrm{OUT}_{2,3,7,8,9,10}$ ) |  | 40 | 70 | 100 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{d} O N L}$ | Output delay time low side driver on | $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} ;$ corresponding low side driver is not active ${ }^{(1)(2)(3)}$ | 15 | 30 | 70 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{d} \text { OFF }} \mathrm{L}$ | Output delay time low side driver (OUT ${ }_{1-6}$ ) off | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \\ & (2)(3) \end{aligned}$ | 40 | 150 | 300 | $\mu \mathrm{s}$ |
|  | Output delay time low side driver (ECV, ECFD) off | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}^{(1)(2)(3)} \end{aligned}$ | 15 | 45 | 88 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{d} \mathrm{HL}}$ | Cross current protection time (OUT ${ }_{1-6}$ ) | $\mathrm{t}_{\text {cc }}$ ONLS_OFFHS $-\mathrm{t}_{\text {d OFF }}{ }^{(4)}$ | 40 | 200 | 400 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{dLH}}$ |  | $\mathrm{t}_{\mathrm{cc}}$ ONHS_OFFLS $-\mathrm{t}_{\mathrm{d}}$ OFFL ${ }^{(4)}$ |  |  |  |  |
| $\mathrm{dV}_{\text {OUT }} / \mathrm{dt}$ | Slew rate of OUTx, ECV, ECFD | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}^{(1)(2)(3)} \end{aligned}$ | 0.08 | 0.2 | 0.6 | $\begin{gathered} \mathrm{V} / \mu \\ \mathrm{s} \end{gathered}$ |
| $\mathrm{f}_{\text {PWM }}$ (low) | Low PWM switching frequency | $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  | 122 |  | Hz |
| $\mathrm{f}_{\text {PWMx (high) }}$ | High PWM switching frequency | $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  | 244 |  | Hz |

1. $\mathrm{R}_{\text {load }}=16 \Omega$ at $\mathrm{OUT}_{1,6}$ and $\mathrm{OUT}_{7,8}$ in low on-resistance mode
2. $\mathrm{R}_{\text {load }}=4 \Omega$ at $\mathrm{OUT}_{4,5,11}$
3. $\mathrm{R}_{\text {load }}=64 \Omega$ at $\mathrm{OUT}_{2,3,4,9,10} \mathrm{ECV}$, ECFD and $\mathrm{OUT}_{7,8}$ in high on-resistance mode
4. $\mathrm{t}_{\mathrm{CC}}$ is the switch-on delay time if complement in half bridge has to switch off

Table 14. Current monitoring

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mid \mathrm{loCl}_{1}$, <br> \|loc6| | Overcurrent threshold to supply or GND | $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V}$ <br> $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$; sink and source | 3 |  | 5.3 | A |
| \|loc2|, <br> \|loc3|, <br> \|locecfal |  |  | 0.5 |  | 1.0 | A |
| $\left\|\mathrm{loc}_{4}\right\|$, \|loc5| |  |  | 6 |  | 9.2 | A |

Table 14. Current monitoring (continued)

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mid \mathrm{OCC7} 1$ | Overcurrent threshold to supply in low on-resistance mode | $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V}$ <br> $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$; <br> source | 1.5 |  | 2.5 | A |
|  | Overcurrent threshold to supply in high on-resistance mode |  | 0.35 |  | 0.65 | A |
| $\mid \mathrm{OC8}{ }^{\text {\| }}$ | Overcurrent threshold to supply in low on-resistance mode |  | 0.7 |  | 1.3 | A |
|  | Overcurrent threshold to supply in high on-resistance mode |  | 0.35 |  | 0.65 | A |
| \|locg|, |loc10| | Overcurrent threshold to supply |  | 0.5 |  | 1.0 | A |
| $\mid \mathrm{lOC11}$ |  |  | 5 |  | 7.5 | A |
| \|locecvl | Output current limitation to GND | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} ; \\ & \text { sink } \end{aligned}$ | 0.5 |  | 1.0 | A |
| $\mathrm{t}_{\text {FOC }}$ | Filter time of overcurrent signal | Duration of overcurrent condition to set the status bit | 10 | 55 | 100 | $\mu \mathrm{s}$ |
| $\mathrm{f}_{\mathrm{rec} 0}$ | Recovery frequency for OC; recovery frequency bit $=0$ |  | 1 |  | 4 | kHz |
| $\mathrm{f}_{\text {rec1 }}$ | Recovery frequency for OC; recovery frequency bit = 1 |  | 2 |  | 6 | kHz |
| \|loldil, |loLD6| | Undercurrent threshold to supply or GND | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} \text {; } \\ & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} ; \\ & \text { sink and source } \end{aligned}$ | 8 | 30 | 80 | mA |
| \|loldal, | Ioldal, |loldecfd |  |  | 10 | 20 | 30 | mA |
| \|IOLD4|, |loLD5| |  |  | 60 | 150 | 300 | mA |
| \|lold7 ${ }^{\text {l }}$ | Undercurrent threshold to supply in low on-resistance mode | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} ; \\ & \text { source } \end{aligned}$ | 15 | 40 | 60 | mA |
|  | Undercurrent threshold to supply in high on-resistance mode |  | 5 | 10 | 15 | mA |
| \|lolds ${ }^{\text {l }}$ | Undercurrent threshold to supply in low on-resistance mode |  | 10 | 30 | 45 | mA |
|  | Undercurrent threshold to supply in high on-resistance mode |  | 5 | 10 | 15 | mA |
| \|loLdgl, |loLD10 | Undercurrent threshold to supply |  | 10 | 20 | 30 | mA |
| $\left\|\mathrm{l}_{\text {OLD11 }}\right\|$ |  |  | 30 | 150 | 300 | mA |

Table 14. Current monitoring (continued)

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| \|OLDECVI | Undercurrent threshold to GND | $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ;$ <br> $\mathrm{V}_{\text {CC }}=5 \mathrm{~V} ;$ <br> sink | 10 | 20 | 30 | mA |
| $\mathrm{t}_{\text {FOL }}$ | Filter time of open-load signal | Duration of open- <br> load condition to set <br> the status bit | 0.5 | 2.0 | 3.0 | ms |

### 2.7 H-bridge driver

Table 15. Gate drivers for the external Power-MOS (H-bridge)

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Drivers for external high-side Power-MOS |  |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{GHx}(\mathrm{Ch})}$ | Average charge current (charge stage) | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ |  | 0.3 |  | A |
| $\mathrm{R}_{\mathrm{GHx}}$ | On-resistance (dischargestage) | $\begin{aligned} & \mathrm{V}_{\mathrm{SHx}}=0 \mathrm{~V} ; \mathrm{I}_{\mathrm{GHx}}=50 \mathrm{~mA} ; \\ & \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} \end{aligned}$ | 4 | 6 | 8 | $\Omega$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{SHx}}=0 \mathrm{~V} ; \mathrm{I}_{\mathrm{GHx}}=50 \mathrm{~mA} ; \\ & \mathrm{T}_{\mathrm{j}}=125^{\circ} \mathrm{C} \end{aligned}$ |  | 8 | 10 | $\Omega$ |
| $\mathrm{V}_{\mathrm{GH} \times \mathrm{H}}$ | Gate-on voltage | Outputs floating | $\underset{8}{\mathrm{~V}_{\mathrm{SHx}}+}$ | $\underset{10}{\mathrm{~V}_{\mathrm{SHx}}+}$ | $\begin{gathered} \mathrm{V}_{\mathrm{SHx}}+ \\ 11.5 \end{gathered}$ | V |
| $\mathrm{R}_{\mathrm{GSHx}}$ | Passive gate-clamp resistance | $\mathrm{V}_{\mathrm{GHx}}=0.5 \mathrm{~V}$ |  | 15 |  | $\mathrm{k} \Omega$ |
| Drivers for external low-side Power-MOS |  |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{GLx}(\mathrm{Ch})}$ | Average charge-current (charge stage) | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ |  | 0.3 |  | A |
| $\mathrm{R}_{\mathrm{GLx}}$ | On-resistance (dischargestage) | $\begin{aligned} & \mathrm{V}_{\mathrm{SLx}}=0 \mathrm{~V} ; \mathrm{I}_{\mathrm{GHx}}=50 \mathrm{~mA} ; \\ & \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} \end{aligned}$ | 4 | 6 | 8 | $\Omega$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{SLx}}=0 \mathrm{~V} ; \mathrm{I}_{\mathrm{GHx}}=50 \mathrm{~mA} ; \\ & \mathrm{T}_{\mathrm{j}}=125^{\circ} \mathrm{C} \end{aligned}$ |  | 8 | 10 | $\Omega$ |
| $\mathrm{V}_{\mathrm{GHLx}}$ | Gate-on voltage | Outputs floating | $\underset{8}{\mathrm{~V}_{\mathrm{SLx}}+}$ | $\begin{gathered} \mathrm{V}_{\mathrm{SLx}}+ \\ 10 \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{SLx}}+ \\ 11.5 \end{gathered}$ | V |
| $\mathrm{R}_{\mathrm{GSLx}}$ | Passive gate-clamp resistance |  |  | 15 |  | $\mathrm{k} \Omega$ |

Table 16. Gate drivers for the external Power-MOS switching times

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{T}_{\mathrm{G}(\mathrm{HL}) \times \mathrm{HL}}$ | Propagation delay time high to <br> low (switch mode) |  |  |  |  |  |
| $\mathrm{T}_{\mathrm{G}(\mathrm{HL}) \times \mathrm{LH}}$ | $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{SHx}}=0 ;$ <br> $\mathrm{R}_{\mathrm{G}}=0 \Omega ; \mathrm{C}_{\mathrm{G}}=2.7 \mathrm{nF}$ |  | 1.5 |  | $\mu \mathrm{~s}$ |  |

Table 16. Gate drivers for the external Power-MOS switching times

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {GHxrmax }}$ | Maximum charge current (current mode) | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{SHx}}=0 ; \\ & \mathrm{V}_{\mathrm{GHx}}=1 \mathrm{~V} ; \\ & \mathrm{SLEW}<4: 0 \geq 1 \mathrm{~F}_{\mathrm{H}} \end{aligned}$ | 24.5 | 31 | 38.5 | mA |
| $\mathrm{I}_{\text {GHxfmax }}$ | Maximum discharge current (current mode) | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{SHx}}=0 ; \\ & \mathrm{V}_{\mathrm{GHx}}=2 \mathrm{~V} ; \\ & \mathrm{SLEW}<4: 0 \geq 1 \mathrm{~F}_{\mathrm{H}} \end{aligned}$ | 18.5 | 25 | 33 | mA |
| $\mathrm{dl}_{\mathrm{IGHxr}}$ | Charge current accuracy | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{SHx}}=0 ; \\ & \mathrm{V}_{\mathrm{GHx}}=1 \mathrm{~V} \end{aligned}$ |  | Figu | re 6 |  |
| $\mathrm{dl}_{\text {IGHxf }}$ | Discharge current accuracy | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{SHx}}=0 ; \\ & \mathrm{V}_{\mathrm{GHx}}=2 \mathrm{~V} \end{aligned}$ |  | Figu | re 7 |  |
| $\mathrm{V}_{\text {DSHxrSW }}$ | Switching Voltage ( $\mathrm{V}_{\mathrm{S}}-\mathrm{V}_{\mathrm{SH}}$ ) between current mode and switch mode (rising) | $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V}$ |  | 1.5 |  | V |
| $\mathrm{V}_{\text {TDSHxf }}{ }^{(2)}$ | Trigger Voltage to sample the $\mathrm{V}_{\mathrm{GSH}}$ for switching between switch mode and current mode (falling) | $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{GHx}}=4 \mathrm{~V}$ |  | 1.5 |  | V |
| $\mathrm{V}_{\text {TGSH }}^{(2)} \mathrm{xacc}$ | Sampled trigger voltage accuracy | $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{SHx}}=0$ |  | 1 |  | V |
| ${ }^{\text {t0 }} \mathrm{GHHr}$ | Rise time (switch mode) | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{SHx}}=0 ; \\ & \mathrm{R}_{\mathrm{G}}=0 \Omega ; \mathrm{C}_{\mathrm{G}}=2.7 \mathrm{nF} \end{aligned}$ |  | 45 |  | ns |
| ${ }^{\text {t }} \mathrm{GHHxf}$ | Fall time (switch mode) | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{SHx}}=0 ; \\ & \mathrm{R}_{\mathrm{G}}=0 \Omega ; \mathrm{C}_{\mathrm{G}}=2.7 \mathrm{nF} \end{aligned}$ |  | 85 |  | ns |
| $\mathrm{t}_{\mathrm{GLxr}}$ | Rise time | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{SLx}}=0 ; \\ & \mathrm{R}_{\mathrm{G}}=0 \Omega ; \mathrm{C}_{\mathrm{G}}=2.7 \mathrm{nF} \end{aligned}$ |  | 45 |  | ns |
| $\mathrm{t}_{\text {GLxf }}$ | Fall time | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{SLx}}=0 ; \\ & \mathrm{R}_{\mathrm{G}}=0 \Omega ; \mathrm{C}_{\mathrm{G}}=2.7 \mathrm{nF} \end{aligned}$ |  | 85 |  | ns |
| $\mathrm{t}_{\mathrm{CCP}}$ | Programmable cross-current protection time |  | 0.1 |  | 5 | $\mu \mathrm{s}$ |
| $\mathrm{f}_{\text {PWM }}$ | PWMH switching frequency ${ }^{(1)}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{SLx}}=0 ; \\ & \mathrm{R}_{\mathrm{G}}=0 \Omega ; \mathrm{C}_{\mathrm{G}}=2.7 \mathrm{nF} ; \\ & \text { PWMH - duty cycle }=50 \% \end{aligned}$ |  |  | 50 | kHz |

1. Without cross-current protection time $t_{C C P}$
2. Parameter not tested, typical value validated by characterization.

Figure 6. IGHxr ranges


Figure 7. IGHxf ranges


Figure 8. H-driver delay times


Table 17. Drain source monitoring

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{SCd} 1}$ | Drain-source threshold voltage | $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V}$ | 0.3 | 0.5 | 0.7 | V |
| $\mathrm{~V}_{\mathrm{SCd} 2}$ | Drain-source threshold voltage | $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V}$ | 0.8 | 1 | 1.2 | V |
| $\mathrm{~V}_{\mathrm{SCd}}$ | Drain-source threshold voltage | $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V}$ | 1.2 | 1.5 | 1.8 | V |
| $\mathrm{~V}_{\mathrm{SCd}}$ | Drain-source threshold voltage | $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V}$ | 1.6 | 2 | 2.4 | V |
| $\mathrm{t}_{\mathrm{SCd}}$ | Drain-source monitor filter time |  | 3 | 5.5 | 8 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{scs}}$ | Drain-source comparator <br> settling time | $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{SH}}=$ jump <br> from GND <br> to $\mathrm{V}_{\mathrm{S}}$ | - |  | 5 | $\mu \mathrm{~s}$ |

Table 18. Open-load monitoring

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{ODSL}}$ | Low-side drain-source monitor low <br> off-threshold voltage | $\mathrm{V}_{\mathrm{SLx}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V}$ | $0.14 * \mathrm{~V}_{\mathrm{S}}$ | $0.18 * \mathrm{~V}_{\mathrm{S}}$ | $0.21^{*} \mathrm{~V}_{\mathrm{S}}$ | V |
| $\mathrm{V}_{\mathrm{ODSH}}$ | Low-side drain-source monitor <br> high off-threshold voltage | $\mathrm{V}_{\mathrm{SLx}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V}$ | $0.75 * \mathrm{~V}_{\mathrm{S}}$ | $0.85^{*} \mathrm{~V}_{\mathrm{S}}$ | $0.95 * \mathrm{~V}_{\mathrm{S}}$ | V |
| $\mathrm{V}_{\mathrm{OLSHx}}$ | Output voltage of selected SHx in <br> open-load test mode | $\mathrm{V}_{\mathrm{SLx}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V}$ |  | $0.5 * \mathrm{~V}_{\mathrm{S}}$ |  | V |
| $\mathrm{R}_{\mathrm{pdOL}}$ | Pull-down resistance of the non- <br> selected SHx pin in open-load <br> mode | $\mathrm{V}_{\mathrm{SLx}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ;$ <br> $\mathrm{V}_{\mathrm{SHX}}=4.5 \mathrm{~V}$ |  | 20 | $\mathrm{k} \Omega$ |  |
| $\mathrm{T}_{\mathrm{OL}}$ | Open-load filter time |  |  | 2 |  | ms |

### 2.8 Electrochrome mirror driver

Table 19. Electrochrome mirror driver

| Symbol | Parameter |  | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CTRLmax }}$ | Maximum EC-control voltage |  | Bit0 = 1 control reg. $2^{(1)}$ | 1.4 |  | 1.6 | V |
|  |  |  | Bit0 $=0$ control reg. $2^{(1)}$ | 1.12 |  | 1.28 | V |
| DNL ${ }_{\text {ECV }}{ }^{(2)}$ | Differential non linearity |  |  | -1 |  | 1 | $\mathrm{LSB}^{(3)}$ |
| $\mathrm{IdV}_{\mathrm{ECV}} \mathrm{l}$ | Voltage deviation between target and ECV |  | $\begin{aligned} & \mathrm{dV}_{\mathrm{ECV}}=\mathrm{V}_{\text {target }}{ }^{(4)}-\mathrm{V}_{\mathrm{ECV}} ; \\ & \mathrm{II}_{\mathrm{ECDR}} \mathrm{I}<1 \mu \mathrm{~A} \end{aligned}$ | $\begin{gathered} -5 \%{ }^{-}- \\ 1 \mathrm{LSB}^{(3)} \end{gathered}$ |  | $\begin{aligned} & +5 \%+ \\ & 1 \mathrm{LSB}^{(3)} \end{aligned}$ | mV |
| $\mathrm{dV}_{\text {ECVnr }}$ | Difference voltage between target and ECV sets flag if $V_{E C V}$ is | below it | $d V_{E C V}=V_{\text {target }}{ }^{(4)}-V_{E C V}$; toggle bitx $=1$ status reg. $x$ |  | 120 |  | mV |
| $\mathrm{dV}_{\text {ECVhi }}$ |  | above it |  |  | -120 |  | mV |
| $\mathrm{t}_{\text {FECVNR }}$ | $E C V_{\text {NR }}$ filter time |  |  |  | 32 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {FECVHI }}$ | $\mathrm{ECV}_{\text {HI }}$ filter time |  |  |  | 32 |  | $\mu \mathrm{s}$ |
| $\mathrm{V}_{\text {ECDRminHIGH }}$ | Output voltage range |  | $\mathrm{I}_{\text {ECDR }}=-10 \mu \mathrm{~A}$ | 4.5 |  | 5.5 | V |
| $\mathrm{V}_{\text {ECDRmaxLOW }}$ |  |  | $\mathrm{I}_{\text {ECDR }}=10 \mu \mathrm{~A}$ | 0 |  | 0.7 | V |
| $l_{\text {ECDR }}$ | Current into ECDR |  | $\begin{aligned} & \mathrm{V}_{\text {target }}{ }^{(4)}>\mathrm{V}_{\mathrm{ECV}}+500 \mathrm{mV} ; \\ & \mathrm{V}_{\mathrm{ECDR}}=3.5 \mathrm{~V} \end{aligned}$ | -100 |  | -10 | $\mu \mathrm{A}$ |
|  |  |  | $\begin{array}{\|l} \hline \mathrm{V}_{\text {target }}^{(4)}<\mathrm{V}_{\mathrm{ECV}}-500 \mathrm{mV} ; \\ \mathrm{V}_{\mathrm{ECDR}}=1.0 \mathrm{~V} ; \mathrm{V}_{\text {target }}=0 \mathrm{~V} ; \\ \mathrm{V}_{\mathrm{ECV}}=0.5 \mathrm{~V} \\ \hline \end{array}$ | 10 |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\text {ecdrdis }}$ | Pull-down resistance at ECDR in fast discharge mode and while EC-mode is off |  | $\begin{aligned} & \mathrm{V}_{\mathrm{ECDR}}=0.7 \mathrm{~V} ; \mathrm{ECON}=' 1 \text { '; } \\ & \mathrm{EC}<5: 0>=0 \text { or } \mathrm{ECON}=\mathbf{0} \end{aligned}$ |  |  | 10 | k $\Omega$ |
| DNL ${ }_{\text {ECFD }}{ }^{(2)}$ | Differential Non Linearity |  |  | -1 |  | 1 | $\mathrm{LSB}^{(3)}$ |
| IdVECFDI | Voltage deviation between target and ECFD |  | $\begin{aligned} & \mathrm{dV}_{\text {ECFD }}=\mathrm{V}_{\text {target }}{ }^{(4)}-\mathrm{V}_{\text {ECFD }} ; \\ & \mathrm{l}_{\text {ECFD }}<\text { TBD mA } \end{aligned}$ | $\begin{gathered} -5 \%{ }_{-}^{-} \\ 1 \operatorname{LSBB}^{(3)} \end{gathered}$ |  | $\begin{aligned} & +5 \%+ \\ & 1 \mathrm{LSB}^{(3)} \end{aligned}$ | mV |

Table 19. Electrochrome mirror driver (continued)

| Symbol | Parameter |  | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{dV} \mathrm{ECFFDnr}^{(5)}$ | Difference voltage between target and ECFD sets flag if $V_{\text {ECFD }}$ is | below it | $\mathrm{dV}_{\text {ECFD }}=\mathrm{V}_{\text {target }}{ }^{(4)}-\mathrm{V}_{\text {ECFD }}$; toggle status bit ECV_VNR = '1' |  | 120 |  | mV |
| $\mathrm{dV}_{\text {ECFDhi }}$ |  | above it | $\mathrm{dV}_{\text {ECFD }}=\mathrm{V}_{\text {target }}{ }^{(4)}-\mathrm{V}_{\text {ECFD }}$; Toggle status bit ECV_VH = '1'I |  | -120 |  | mV |

1. Bit ECV_HV ='1' or '0': ECV voltage, where $\mathrm{I}_{\mathrm{ECDR}}$ can change sign
2. ECV and ECFD share same DAC circuit (see Figure 20, Figure 21).
3. 1 LSB (least significant bit) $=23.8 \mathrm{~m} \mathrm{~V}_{\text {typ }}$
4. $\mathrm{V}_{\text {target }}$ is set by bits $\mathrm{EC}<5: 0>$ and bit ECV_HV; tested for each individual bit
5. Not tested since pulling pin ECFD to a low voltage against the internal source follower may lead to an overcurrent at pin ECFD HS.

### 2.9 SPI / logic - electrical characteristics

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 18 \mathrm{~V}, 4.75 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$; all outputs open; $\mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

Table 20. Delay time from Standby to Active mode

| Symbol | Parameter | Test condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {set }}$ | Delay time | Switching time from standby to <br> active mode. Time until output <br> drivers are enabled after CSN <br> going to high and set bit 0 = 1 of <br> control register 0. | 250 | 310 | 410 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\text {wakup }}$ | Wake-up time | Switching from standby to active <br> mode. Time after the first falling <br> edge of CSN until the first <br> positive CLK edge, which latches <br> EN $=1$ correctly into the device | - |  |  |  |
| $\mathrm{t}_{\text {awake }}$ | Stay awake time | Switching from standby to active <br> mode. After the first rising edge <br> of CSN a second SPI frame with <br> EN | - | 256 | 20 | $\mu \mathrm{~s}$ |

Table 21. Inputs: DI, CSN, CLK, DIR and PWMH

| Symbol | Parameter | Test condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Inputs: CSN, CLK, DI, DIR, PWMH |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | Input voltage low level | $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 0.3 * $\mathrm{V}_{\mathrm{CC}}$ |  |  | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input voltage high level | $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |  |  | $0.7 * V_{\text {CC }}$ | V |
| $\mathrm{V}_{\text {IHYS }}$ | Input hysteresis | $\mathrm{V}_{S}=13.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 500 |  |  | mV |
| $\mathrm{R}_{\text {CSN in }}$ | CSN pull-up resistor | $\begin{aligned} & V_{S}=13.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} ; \\ & 0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CSN}} \leq 0.7 * V_{\mathrm{CC}} \end{aligned}$ | 60 | 110 | 215 | k $\Omega$ |
| $\mathrm{R}_{\text {CLK in }}$ | CLK pull-down resistor | $\begin{aligned} & V_{S}=13.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} ; \\ & 0.3 * V_{\mathrm{CC}} \leq \mathrm{V}_{\mathrm{CLK}} \leq \mathrm{V}_{\mathrm{CC}} \end{aligned}$ | 60 | 110 | 215 | k $\Omega$ |
| $\mathrm{R}_{\mathrm{Dl} \text { in }}$ | DI pull-down resistor | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} ; \\ & 0.3 * \mathrm{~V}_{\mathrm{CC}} \leq \mathrm{V}_{\mathrm{DI}} \leq \mathrm{V}_{\mathrm{CC}} \end{aligned}$ | 60 | 110 | 215 | k $\Omega$ |
| $\mathrm{R}_{\text {DIR }}$ | DIR pull-down resistor | $\begin{aligned} & \mathrm{V}_{S}=13.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} ; \\ & 0.3^{*} \mathrm{~V}_{\mathrm{CC}} \leq \mathrm{V}_{\mathrm{DIR}} \leq \mathrm{V}_{\mathrm{CC}} \end{aligned}$ | 60 | 110 | 215 | k $\Omega$ |
| $\mathrm{R}_{\text {PWM }}$ | PWMH pull-down resistor | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} ; \\ & 0.3^{*} \mathrm{~V}_{\mathrm{CC}} \leq \mathrm{V}_{\mathrm{PWMH}} \leq \mathrm{V}_{\mathrm{CC}} \end{aligned}$ | 60 | 110 | 215 | k $\Omega$ |
| Output: DO |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output voltage low level | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=5 \mathrm{~mA} ; \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \end{aligned}$ |  |  | 0.3 * V ${ }_{\text {CC }}$ | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output voltage high level | $\begin{aligned} & \mathrm{l}_{\mathrm{OH}}=-5 \mathrm{~mA} ; \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \end{aligned}$ | $0.7{ }^{*} V_{C C}$ |  |  | V |
| I DOLK | 3-state leakage current | $\mathrm{V}_{\mathrm{CSN}}=\mathrm{V}_{\mathrm{CC}} ; 0<\mathrm{V}_{\mathrm{DO}}<\mathrm{V}_{\mathrm{CC}}$ | -10 |  | 10 | $\mu \mathrm{A}$ |

Table 22. AC-Characteristics

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{OUT}}{ }^{(1)}$ | Output capacitance <br> (DO) |  | - | - | 10 | pF |
| $\mathrm{C}_{\mathrm{IN}}{ }^{(1)}$ | Input capacitance (DI, <br> CSN, CLK, DIR, PWMH) |  | - | - | 10 | pF |

1. Value of input capacity is not measured in production test. Parameter guaranteed by design.

For definition of the parameters please see Figure 9, Figure 10 and Figure 11.
Table 23. Dynamic characteristics

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {CSNQVL }}$ | DO enable from 3-state to low level | $\begin{aligned} & \mathrm{C}_{\mathrm{DO}}=100 \mathrm{pF} ; \mathrm{I}_{\mathrm{DO}}=1 \mathrm{~mA} ; \\ & \text { pull-up load to } \mathrm{V}_{\mathrm{CC}} ; \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \end{aligned}$ |  | 100 | 250 | ns |
| $\mathrm{t}_{\text {CSNQVH }}$ | DO enable from 3-state to high level | $C_{D O}=100 \mathrm{pF} ; \mathrm{I}_{\mathrm{DO}}=-1 \mathrm{~mA}$; pull-down load to GND; $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  | 100 | 250 | ns |
| $\mathrm{t}_{\text {CSNQTL }}$ | DO disable from low level to 3-state | $\begin{aligned} & \mathrm{C}_{\mathrm{DO}}=100 \mathrm{pF} ; \mathrm{I}_{\mathrm{DO}}=4 \mathrm{~mA} ; \\ & \text { pull-up load to } \mathrm{V}_{\mathrm{CC}} ; \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \end{aligned}$ |  | 380 | 450 | ns |
| $\mathrm{t}_{\text {CSNQTH }}$ | DO disable from high level to 3-state | $\mathrm{C}_{\mathrm{DO}}=100 \mathrm{pF} ; \mathrm{I}_{\mathrm{DO}}=-4 \mathrm{~mA}$; pull-down load to GND; $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  | 380 | 450 | ns |
| tclkQV | CLK falling until DO valid | $\begin{aligned} & \mathrm{V}_{\mathrm{DO}}<0.3 * \mathrm{~V}_{\mathrm{CC}} \text { or } \\ & \mathrm{V}_{\mathrm{DO}}>0.7 * \mathrm{~V}_{\mathrm{CC}} ; \mathrm{C}_{\mathrm{DO}}=100 \mathrm{pF} ; \\ & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \end{aligned}$ |  | 50 | 250 | ns |
| ${ }^{\text {t SCSN }}$ | CSN setup time, CSN Iow before rising edge of CLK | $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 400 |  |  | ns |
| ${ }^{\text {SDI }}$ | DI setup time, DI stable before rising edge of CLK | $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 200 |  |  | ns |
| T CLK | Clock Period | $\mathrm{V}_{S}=13.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 1000 |  |  | ns |
| $\mathrm{t}_{\text {HCLK }}$ | minimum CLK high time | $\mathrm{V}_{S}=13.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 115 |  |  | ns |
| t LCLK | minimum CLK low time | $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 115 |  |  | ns |
| $\mathrm{t}_{\mathrm{HCSN}}$ | minimum CSN high time | $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 4 |  |  | $\mu \mathrm{s}$ |
| ${ }^{\text {tsCLK }}$ | CLK setup time before CSN rising | $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 400 |  |  | ns |
| $\mathrm{tr}_{\text {r }}$ | DO rise time | $\begin{aligned} & \mathrm{C}_{\mathrm{DO}}=100 \mathrm{pF} ; \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \end{aligned}$ |  | 80 | 140 | ns |
| $t_{f} \mathrm{DO}$ | DO fall time | $\begin{aligned} & \mathrm{C}_{\mathrm{DO}}=100 \mathrm{pF} ; \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \end{aligned}$ |  | 50 | 100 | ns |

Table 23. Dynamic characteristics (continued)

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{r}}$ in | rise time of input signal <br> DI, CLK, CSN | $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  |  | 100 | ns |
| $\mathrm{t}_{\mathrm{f}}$ in | fall time of input signal <br> DI, CLK, CSN | $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  |  | 100 | ns |

Figure 9. SPI timing parameters


Figure 10. SPI input and output timing parameters


Figure 11. SPI delay description


Table 24. Watchdog

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TC | WDTO | Watchdog time out |  | 50 | 64 | 100 |

Figure 12. Power-output (OUT<11:1>, ECV, ECFD) timing


## 3 Application information

### 3.1 Dual power supply: $\mathbf{V}_{\mathrm{S}}$ and $\mathbf{V}_{\mathrm{CC}}$

The power supply voltage $\mathrm{V}_{\mathrm{S}}$ supplies the power drivers and the Power-MOS gate drivers. For supplying the high-side drivers for the power- and gate-driver outputs, an internal charge-pump is used. The SPI interface and the logic circuitry is supplied by $\mathrm{V}_{\mathrm{CC}}$.

Due to the independent $\mathrm{V}_{\mathrm{CC}}$ supply the control and status information are not lost, if there are spikes or glitches on the power supply voltage.

### 3.2 Wake up and Active mode/standby mode

After power up of $\mathrm{V}_{\mathrm{S}}$ and $\mathrm{V}_{\mathrm{CC}}$ the device operates in standby-mode. Pulling the signal CSN to low level wakes the device up and the analog part is activated (active mode). After at least $10 \mu \mathrm{~s}$, the first SPI communication is valid and the EN-bit can be used to set the ENmode.

The device can be set into active mode writing a ' 1 ' into the EN-register. If the EN-register is not set to ' 1 ', the device goes back to standby mode typical $256 \mu$ s after the rising edge of CSN and all latched data are cleared. In standby mode the current at $V_{S}\left(V_{C C}\right)$ is less than $6 \mu \mathrm{~A}(5 \mu \mathrm{~A})$ for CSN = high (DO in 3-state). It is recommended to switch all outputs off before entering standby mode.

### 3.3 Charge pump

The charge pump uses two external capacitors, which are switched with a frequency of typically 125 kHz . The output of the charge pump has a current limitation. In standby mode and after a thermal shutdown has been triggered the charge pump is disabled. If the charge pump output voltage remains too low for longer than $\mathrm{T}_{\mathrm{CP}}$, the power-MOS outputs, the ECcontrol are switched off and the H -Bridge gate drivers are switched to resistive low. The CP_LOW bit has to be cleared through a software reset to reactivate the drivers.

### 3.4 Diagnostic functions

All diagnostic functions (overcurrent, open-load, power supply overvoltage /undervoltage, temperature warning and thermal shutdown) are internally filtered. The condition has to be valid for at least the associated filter time before the corresponding status bit in the status registers is set. The filters are used to improve the noise immunity of the device. The openload and temperature warning functions are intended for information purpose and do not change the state of the output drivers. On contrary, the overcurrent condition disables the corresponding driver and thermal shutdown disables all drivers. Without setting the overcurrent recovery bits in the input data register, the microcontroller has to clear the overcurrent status bits to reactivate the corresponding drivers.

### 3.5 Overvoltage and undervoltage detection at $\mathbf{V}_{\mathbf{S}}$

If the power supply voltage $\mathrm{V}_{\mathrm{S}}$ rises above the overvoltage threshold $\mathrm{V}_{\text {SOV off, }}$ the outputs OUT1 to OUT11, ECDR, ECV, ECFD are switched to high impedance state, the charge pump is disabled and the H-Bridge gate drivers are switched into sink condition to protect the H -bridge and the load. When the voltage $\mathrm{V}_{\mathrm{S}}$ drops below the undervoltage threshold $V_{\text {SUV_OFF }}$ (UV-switch-OFF voltage), the output stages are switched to high impedance to avoid the operation of the power devices without sufficient gate driving voltage (increased power dissipation). If the supply voltage $\mathrm{V}_{\mathrm{S}}$ recovers to normal operating voltage, the charge pump is switched on again, the CP_LOW bit is cleared and the output stages return to the programmed state. If the undervoltage/overvoltage recovery disable bit is set, the automatic turn-on of the drivers is deactivated.

If the undervoltage/overvoltage recovery disable bit (OV_UV_RD) is set, the microcontroller needs to clear the status bits to reactivate the drivers. It is recommended to set OV_UV_RD bit to avoid a possible high current oscillation in case of a shorted output to GND and low battery voltage.

### 3.6 Overvoltage and undervoltage detection at $\mathrm{V}_{\mathrm{CC}}$

At power-on ( $\mathrm{V}_{\mathrm{CC}}$ increases from undervoltage to $\mathrm{V}_{\mathrm{POROFF}}$ ) the circuit is initialized by an internally generated power-on-reset (POR). If the voltage $\mathrm{V}_{\mathrm{CC}}$ decreases below the low threshold ( $\mathrm{V}_{\text {PORON }}$ ), the outputs are switched to 3-state (high impedance) and the status registers are cleared. If the voltage at pin $\mathrm{V}_{\mathrm{CC}}$ increases above the $\mathrm{V}_{\mathrm{CC}}$ reset high threshold $V_{\text {VCCRESHU }}$, the device enters the reset state, all outputs are switched off and all internal registers are cleared. After the voltage at pin $\mathrm{V}_{\mathrm{CC}}$ has decreased below $\mathrm{V}_{\text {VCCRESHL }}$, the device enters normal operating mode again and the internal registers are reset.

### 3.7 Temperature warning and shutdown

If the junction temperature rises above the temperature warning threshold $\left(\mathrm{T}_{\mathrm{j}} \mathrm{TW}\right)$, a temperature warning flag is set after the temperature warning filter time ( $\mathrm{T}_{\mathrm{jft}}$ ) and can be read via SPI. If the junction temperature increases above the temperature shutdown threshold ( $\mathrm{T}_{j \mathrm{jTS}}$ ), the thermal shutdown bit is set and the power transistors of all output stages are switched off to protect the device after the thermal shutdown filter time. The gates of the H-Bridge are discharged by the 'Resistive Low' mode.

The temperature warning and thermal shutdown flags are latched and must be cleared by the microcontroller. This is done by a read and clear command on an arbitrary register, because both bits are part of the global status register.

After these bits have been cleared, the output stages are reactivated. If the temperature is still above the thermal warning threshold, the thermal warning bit is set after $\mathrm{T}_{\mathrm{jftt}}$. Once this bit is set and the temperature is above the temperature shutdown threshold, temperature shutdown is detected after $\mathrm{T}_{\mathrm{jtft}}$ and the outputs are switched off. Therefore the minimum time after which the outputs are switched off after the bits have been cleared in case the temperature is still above the thermo-shutdown threshold is twice the thermo-warning/shutdown filter time $\mathrm{T}_{\text {jttt }}$.

### 3.8 Inductive loads

Each half bridge is built by internally connected high- and low-side power DMOS transistors. Due to the built-in reverse diodes of the output transistors, inductive loads can be driven at the outputs OUT1 to OUT6 without external freewheeling diodes. The high-side drivers OUT7 to OUT11 are intended to drive resistive loads. Therefore only a limited energy
 inductive loads ( $\mathrm{L}>100 \mu \mathrm{H}$ ) an external freewheeling diode connected between GND and the corresponding output is required. The low side driver at ECV does not have a freewheel diode built into the device.

### 3.9 Open-load detection

The open load detection monitors the load current in each activated output stage. If the load current is below the open load detection threshold for at least $t_{\text {FOL }}$ the corresponding openload bit is set in the status register. Due to mechanical/electrical inertia of typical loads a short activation of the outputs (e.g. 3 ms ) can be used to test the open load status without changing the mechanical/electrical state of the loads.

### 3.10 Overcurrent detection

In case of an overcurrent condition, a flag is set in the status register. If the overcurrent signal is valid for at least $\mathrm{T}_{\text {FOC }}$, the overcurrent flag is set and the corresponding driver is switched off to reduce the power dissipation and to protect the integrated circuit. If the overcurrent recovery bit of the output is cleared, the microcontroller has to clear the status bits to reactivate the corresponding driver.

### 3.11 Current monitor

The current monitor output sources a current image at the current monitor output, which has three fixed ratios of the instantaneous current of the selected high-side driver. Outputs with a resistance of $500 \mathrm{~m} \Omega$ and higher have a ratio of $1 / 2000$, except for OUT8, which has a ratio of $1 / 6500$, and those with a lower resistance one of $1 / 10000$. The signal at output CM is blanked after switching on the driver until correct settlement of the circuitry. The bits CM_SEL<3:0> define which of the outputs are multiplexed to the current monitor output CM. The current monitor output allows a more precise analysis of the actual state of the load rather than the detection of an open- or overload condition. For example, it can be used to detect the motor state (starting, free running, stalled). Moreover, it is possible to control the power of the defroster more precisely by measuring the load current. The current monitor output is enabled after the current-monitor blanking time, when the selected output is switched on. If this output is off, the current monitor output is in high-impedance mode.

### 3.12 PWM mode of the power outputs

Each driver has a corresponding PWM enable bit, which can be programmed by the SPI interface. If the PWM enable bit is set, the output is controlled by the logically ANDcombination of an internally generated PWM signal and the output control bit of the corresponding driver. The PWM-Frequency of all outputs can be programmed to either 122 Hz of 244 Hz typically. The on-duty-cycle is set by the four 7-bit registers, which control
one PWM counter each. Therefore the maximum on-time is $100 \%-1$ LSB.
1 LSB = 100/128 \%. Which output uses which corresponding PWM driver can be seen in the SPI register definition. When programming a specific duty-cycle, the output on/off times as well as the slopes must be taken into account.

### 3.13 Cross-current protection

The six half-brides of the device are crosscurrent protected by an internal delay time. If one driver (LS or HS) is turned off, the activation of the other driver of the same half bridge is automatically delayed by the crosscurrent protection time. After the crosscurrent protection time is expired the slew-rate limited switch-off phase of the driver is changed to a fast turnoff phase and the opposite driver is turned-on with slew-rate limitation. Due to this behavior, it is always guaranteed that the previously activated driver is completely turned off before the opposite driver starts to conduct

### 3.14 Programmable soft-start function to drive loads with higher inrush current

Loads with start-up currents higher than the overcurrent limits (e.g. inrush current of lamps, Start current of motors and cold resistance of heaters) can be driven by using the programmable softstart function (i.e. overcurrent recovery mode). Each driver has a corresponding overcurrent recovery bit. If this bit is set, the device automatically switches the outputs on again after a programmable recovery time. The duty cycle in overcurrent condition can be programmed by the SPI interface to about 12 \% or 25 \%. The PWM modulated current provides sufficient average current to power up the load (e.g. heat up the bulb) until the load reaches operating condition. The PWM frequency settles at 1.7 kHz and 3 kHz . The device itself cannot distinguish between a real overload and a non linear load like a light bulb. A real overload condition can only be qualified by time. For overload detection the microcontroller can switch on the light bulbs by setting the overcurrent recovery bit for the first e.g. 50 ms . After clearing the recovery bit the output is automatically switched off, if the overload condition remains. This overcurrent detection procedure has to be followed in order to make it possible to switch on the low side driver of a bridge output, if the associated high-side driver has been used in recovery mode before.

Figure 13. Overcurrent recovery mode


### 3.15 H-bridge control (DIR, PWMH, bits SD, SDS)

The PWMH input controls the drivers of the external H-bridge transistors. The motor direction can be chosen with the direction input (DIR), the duty cycle and frequency with the PWMH input. With the SPI-registers SD and SDS four different slow-decay modes (via drivers and via diode) can be selected using the high side or the low side transistors. Unconnected inputs are defined by internal pull-down current.

Table 25. H-bridge control truth table

| $\mathrm{N}^{\circ}$ | Control pins |  | Control bits |  |  | Failure bits |  |  |  |  | Output pin |  |  |  | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DIR | PWMH | HEN | SD | SDS | CP_LOW | OV | UV | DS | TSD | GH1 | GL1 | GH2 | GL2 |  |
| 1 | X | X | 0 | X | X | X | X | X | X | X | RL | RL | RL | RL | H-bridge disabled |
| 2 | X | X | 1 | X | X | 1 | 0 | 0 | 0 | 0 | RL | RL | RL | RL | Charge pump voltage too low |
| 3 | X | X | 1 | X | X | 0 | X | X | X | 1 | RL | RL | RL | RL | Thermo-shutdown |
| 4 | X | X | 1 | X | X | 0 | 1 | 0 | 0 | 0 | L | L | L | L | Overvoltage |
| 5 | X | X | 1 | X | X | 0 | 0 | 0 | 1 | 0 | $L^{(1)}$ | $\mathrm{L}^{(1)}$ | $L^{(1)}$ | $L^{(1)}$ | Short-circuit ${ }^{(1)}$ |
| 6 | 0 | 1 | 1 | X | X | 0 | 0 | 0 | 0 | 0 | L | H | H | L | Bridge H2/L1 on |
| 7 | X | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | L | H | L | H | Slow-decay mode LS1 and LS2 on |
| 8 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | L | H | L | L | Slow-decay mode LS1 on |
| 9 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | L | L | L | H | Slow-decay mode LS2 on |

Table 25. H-bridge control truth table (continued)

|  | Control pins |  | Control bits |  |  | Failure bits |  |  |  |  | Output pin |  |  |  | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DIR | PWMH | HEN | SD | SDS | CP_LOW | OV | UV | DS | TSD | GH1 | GL1 | GH2 | GL2 |  |
| 10 | 1 | 1 | 1 | X | X | 0 | 0 | 0 | 0 | 0 | H | L | L | H | Bridge H1/L2 on |
| 11 | X | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | H | L | H | L | Slow-decay mode HS1 and HS2 on |
| 12 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | L | L | H | L | Slow-decay mode HS2 on |
| 13 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | H | L | L | L | Slow-decay mode HS1 on |

1. Only the half-bridge (low and high-side), in which one MOSFET is in short circuit condition is switched off. Both MOSFETs of the other half-bridge remain active and driven by DIR and PWMH

### 3.16 H-bridge driver slew-rate control

The rising and falling slope of the drivers for the external high-side Power-MOS can be slew rate controlled. If this mode is enabled the gate of the external high-side Power-MOS is driven by a current source instead of a low-impedance output driver switch as long as the drain-source voltage over this Power-MOS is below the switch threshold. The current is programmed using the bits $S L E W<4: 0>$, which represent a binary number. This number is multiplied by the minimum current step. This minimum current step is the maximum source-/sink-current ( $\mathrm{I}_{\mathrm{GHxrmax}} / \mathrm{I}_{\mathrm{GHxfmax}}$ ) divided by 31. Programming SLEW<4:0> to 0 disables the slew rate control and the output is driven by the low-impedance output driver switch.

Figure 14. H-bridge GSHx slope


### 3.17 Resistive low

The resistive output mode protects the L99DZ80EP and the H -bridge in the standby mode and in some failure modes (thermal shut down (TSD), charge pump low (CP_LOW) and stuck-at-'1' at pin DI). When a gate driver changes into the resistive output mode due to a failure a sequence is started. In this sequence the concerning driver is switched into sink condition for $32 \mu$ s to $64 \mu$ s to ensure a fast switch-off of the H -bridge transistor. If slew rate control is enabled, the sink condition is slew-rate controlled. Afterwards the driver is switched into the resistive output mode (resistive path to source).

### 3.18 Short circuit detection/drain source monitoring

The drain source voltage of each activated external MOSFET of the H -bridge is monitored by comparators to detect shorts to ground or battery. If the voltage-drop over the external MOSFET exceeds the threshold voltage $\mathrm{V}_{\text {SCd }}$ for longer than the short current detection time $\mathrm{t}_{\text {SCd }}$ the corresponding gate driver switches the external MOSFET off and the corresponding drain source monitoring flag (DS_MON[3:0]) is set. The DS_MON bits have
to be cleared through the SPI to reactivate the gate drivers. The drain source monitoring has a filter time of typ. $6 \mu \mathrm{~s}$. This monitoring is only active while the corresponding gate driver is activated. If a drain-source monitor event is detected, the corresponding gate-driver remains activated for at maximum the filter time. When the gate driver switches on, the drain-source comparator requires the specified settling time until the drain-source monitoring is valid. During this time, this drain-source monitor event may start the filter time. The threshold voltage $\mathrm{V}_{\text {SCd }}$ can be programmed using the SPI.

Table 26. H-bridge DS-monitor threshold

| DIAG<1> | DIAG<0> | Monitoring threshold voltage (typical) |
| :---: | :---: | :---: |
| 0 | 0 | $\mathrm{~V}_{\mathrm{SCD1} 1}=0.5 \mathrm{~V}$ |
| 0 | 1 | $\mathrm{~V}_{\mathrm{SCD} 2}=1.0 \mathrm{~V}$ |
| 1 | 0 | $\mathrm{~V}_{\mathrm{SCD} 3}=1.5 \mathrm{~V}$ |
| 1 | 1 | $\mathrm{~V}_{\mathrm{SCD} 4}=2.0 \mathrm{~V}$ |

Figure 15. H-bridge diagnosis


### 3.19 H-bridge monitoring in off-mode

The drain source voltages of the H -Bridge driver external transistors can be monitored, while the transistors are switched off. If either bit OL_H1L2 or OL_H2L1 is set to ' 1 ', while bit HEN = ' 1 ', the H-drivers enter resistive low mode and the drain-source voltages can be monitored. Since the pull-up resistance is equal to the pull-down resistance on both sides of
the bridge a voltage of $2 / 3 \mathrm{~V}_{\mathrm{S}}$ on the pull-up high-side and $1 / 3 \mathrm{~V}_{\mathrm{S}}$ on the low side is expected, if they drive a low-resistive inductive load (e.g. motor). If the drain source voltage on each of these Power-MOS is less than $1 / 6 \mathrm{~V}_{\mathrm{S}}$, the drain-source monitor bit of the associated driver is set.

In case of a short to ground the drain-source monitor bits of both low-side gate drivers are set. A short to $\mathrm{V}_{\mathrm{S}}$ can be diagnosed by setting the " H -Bridge OL high threshold (H-OLTH HIGH)" bit to one.

Figure 16. H-bridge open-load detection (no open-load detected)


Figure 17. H-bridge open-load detection (open-load detected)


Figure 18. H-bridge open-load detection (short to ground detected)


Figure 19. H-bridge open-load detection with H-OLTH HIGH = '1’ (short to $\mathrm{V}_{\mathbf{S}}$ detected)


### 3.20 Programmable cross current protection

Both external MOSFET transistors in one half-bridge are disabled for the cross-current protection time ( $\mathrm{t}_{\mathrm{CCP}}$ ) after one MOSFET inside this halfbridge is switched off to prevent current flowing from the high-side to the low-side MOSFET.

The cross current protection time $\mathrm{t}_{\mathrm{CCP}}$ can be programmed by SPI using bits COPT<3:0>.

Table 27. Cross-current protection time

| $\mathbf{C O P T}$ <3> | $\mathbf{C O P T}$ <2> | COPT<1> | COPT<0> | Min | Typ | Max | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 150 | 250 | 360 | ns |
| 0 | 0 | 0 | 1 | 390 | 500 | 670 | ns |
| 0 | 0 | 1 | 0 | 590 | 750 | 980 | ns |
| 0 | 0 | 1 | 1 | 800 | 1000 | 1280 | ns |
| 0 | 1 | 0 | 0 | 1000 | 1250 | 1600 | ns |
| 0 | 1 | 0 | 1 | 1210 | 1500 | 1910 | ns |
| 0 | 1 | 1 | 0 | 1420 | 1750 | 2220 | ns |
| 0 | 1 | 1 | 1 | 1630 | 2000 | 2540 | ns |
| 1 | 0 | 0 | 0 | 1830 | 2250 | 2850 | ns |
| 1 | 0 | 0 | 1 | 2050 | 2500 | 3120 | ns |
| 1 | 0 | 1 | 0 | 2250 | 2750 | 3450 | ns |
| 1 | 0 | 1 | 1 | 2460 | 3000 | 3760 | ns |
| 1 | 1 | 0 | 0 | 2660 | 3250 | 4100 | ns |
| 1 | 1 | 0 | 1 | 2880 | 3500 | 4370 | ns |
| 1 | 1 | 1 | 0 | 3080 | 3750 | 4680 | ns |
| 1 | 1 | 1 | 1 | 3200 | 4000 | 5000 | ns |

### 3.21 Controller of electrochromic glass

The voltage of an electrochromic element connected at pin ECV can be controlled to a target value, which is set by the bits $\mathrm{EC}<5: 0>$. Setting bit ECON enables this function. An on-chip differential amplifier and an external MOS source follower, with its gate connected to pin ECDR, and which drives the electrochrome mirror voltage at pin ECV, form the control loop. The drain of the external MOS transistor is supplied by OUT10. A diode from pin ECV (anode) to pin ECDR (cathode) has been placed on the chip to protect the external MOS source follower. A capacitor of at least 5 nF has to be added to pin ECDR for loop-stability. The target voltage is binary coded with a full-scale range of 1.5 V . If Bit EC HV s set to ' 0 ', the maximum controller output voltage is clamped to 1.2 V without changing the resolution of bits $\mathrm{EC}<5: 0>$.

When programming the ECVLS driver to on-state, the voltage at pin ECV is pulled to ground by a $1.6 \Omega$ low-side switch until the voltage at pin ECV is less than $\mathrm{dV}_{\text {ECVhi }}$ higher than the target voltage (fast discharge). The status of the voltage control loop is reported via SPI. Bit ECV_VHI is set, if the voltage at pin ECV is higher, whereas Bit ECV_VNR in the same status register is set, if the voltage at pin ECV is lower than the target value. Both status bits are valid, if they are stable for at least the $\mathrm{ECV}_{\mathrm{HI}} / \mathrm{ECV}_{\mathrm{NR}}$ - filter time and are not latched. Since OUT10 is the output of a high-side driver, it contains the same diagnose functions as the other high-side drivers (e.g. during an overcurrent detection, the control loop is switched off). In electrochrome mode, OUT10 cannot be controlled by PWM mode. For EMS reasons, the loop capacitor at pin ECDR as well as the capacitor between ECV and GND have to be placed to the respective pins as close as possible (see Figure 20 for details).

If the electrochrome element is connected between the pins ECV and ECFD instead between ECV and ground, a negative voltage can be applied to the device by pulling ECFD to a higher value than ECV, which is connected to ground by a $1.6 \Omega$ low-side switch. In this mode the voltage at pin ECFD is controlled to the target value defined by the register $\mathrm{EC}<5: 0>$. This is done using an on-chip source-follower transistor (see Figure 21 for details). The negative discharge is enabled by setting bit ECND to ' 1 '.
When programming the ECFDLS driver to on-state, the voltage at pin ECFD is pulled to ground by a $1.6 \Omega$ low-side switch until the voltage at pin ECFD is less than $d V_{\text {ECFDhi }}$ higher than the target voltage (fast discharge).

During normal (positive) voltage control the low side driver at pin ECFD must be switched on to connect the electrochrome element to ground.
Pin ECDR is pulled resistively ( $\mathrm{R}_{\text {ECDRDIS }}$ ) to ground while not in electrochrome mode.
Figure 20. Electrochrome mirror driver with mirror referenced to ground


Figure 21. Electrochrome mirror driver with mirror referenced to ECFD for negative discharge


### 3.22 Watchdog

The watchdog monitors the $\mu \mathrm{C}$ during normal operation within a nominal trigger cycle of 60 ms . The watchdog is triggered by toggling the watchdog bit, which restarts the watchdog timer (i.e. content of the watchdog trigger bit has to be inverted). If no watchdog bit inversion has been occurred during the watchdog time-out time $\mathrm{T}_{\text {WDTO }}$ the H -bridge drivers switch into resistive-low condition, all power outputs are switched off, the electrochrome driver is disabled and the device enters standby mode.

## 4 Functional description of the SPI

### 4.1 General description

The SPI complies with Standard ST-SPI Interface Version 3.1.
Its communication is based on a Serial Peripheral Interface structure using CSN (Chip Select Not), DI (Serial Data In), DO (Serial Data Out/Error) and CLK (Serial Clock) signal lines.

### 4.1.1 Chip Select Not (CSN)

The CSN input pin is used to select the serial interface of this device. When CSN is high, the output pin (DO) is in high impedance state. A low signal wakes up the device and a serial communication can be started. The state when CSN is going low until the rising edge of CSN is called a communication frame.

### 4.1.2 Serial Data In (DI)

The DI input pin is used to transfer data serially into the device. The data applied to the DI is sampled at the rising edge of the CLK signal. A stuck-at ' 0 ' or ' 1 ' enters the standby mode.

### 4.1.3 Serial Clock (CLK)

The CLK input signal provides the timing of the serial interface. The Data Input (DI) is latched at the rising edge of Serial Clock CLK. The SPI can be driven by a micro controller with its SPI peripheral running in following mode: $\mathrm{CPOL}=0$ and CPHA $=0$. Data on Serial Data Out (DO) is shifted out at the falling edge of the serial clock (CLK). The serial clock CLK must be active only during a frame (CSN low). Any other switching of CLK close to any CSN edge could generate set up/hold violations in the SPI logic of the device. The clock monitor counts the number of clock pulses during a communication frame (while CSN is low). If the number of CLK pulses does not correspond to the frame width indicated in the <SPI-frame-ID> (ROM address 03H) the frame is ignored and the <frame error> bit in the <Global Status Byte> is set.
Note: Due to this safety functionality, daisy chaining the SPI is not possible. Instead, a parallel operation of the SPI bus by controlling the CSN signal of the connected ICs is recommended.

### 4.1.4 Serial Data Out (DO)

The data output driver is activated by a logical low level at the CSN input and goes from high impedance to a low or high level depending on the global status bit 7 (Global Error Flag). The content of the selected status or control register is transferred into the data out shift register after the address bits have been transmitted. Each subsequent falling edge of the CLK shifts the next bit out.

### 4.1.5 SPI communication flow

At the beginning of each communication the master can read the contents of the <SPlframe-ID> register (ROM address 03H) of the slave device.

This 8-bit register indicates the SPI frame length (24 bit) and the availability of additional features. Each communication frame consists of a command byte, which is followed by two data bytes.

The data returned on DO within the same frame always starts with the <Global Status> Byte. It provides general status information about the device. It is followed by two data bytes (i. e. 'In-frame-response').

For write cycles the <Global Status> Byte is followed by the previous content of the addressed register.

Figure 22. Write and read SPI


### 4.2 Command byte

Table 28. Command byte

|  | Command byte |  |  |  |  |  |  |  | Data byte 1 |  |  |  |  |  |  |  | Data byte 2 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Name | OC1 | OCO | A5 | A4 | A3 | A2 | A1 | A0 | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

OCx: operation code
Ax: address
Dx: data bit
Each communication frame starts with a command byte. It consists of an operating code which specifies the type of operation (<Read>, <Write>, <Read and Clear>, <Read Device Information>) and a 6 bit address. If less than 6 bits are required, the remaining bits are unused but are reserved.

### 4.2.1 Operation code definition

Table 29. Operation code definition

| OC1 | OCO | Meaning |
| :---: | :---: | :---: |
| 0 | 0 | <Write Mode> |
| 0 | 1 | <Read Mode> |
| 1 | 0 | <Read and Clear Mode> |
| 1 | 1 | <Read Device Information> |

The <Write Mode> and <Read Mode> operations allow access to the RAM of the device.
A <Read and Clear Mode> operation is used to read a status register and subsequently clear its content.

The <Read Device Information> allows access to the ROM area which contains device related information such as <ID-Header>, <Product Code>, <Silicon Version> and <SPI-frame-ID>.

### 4.3 Device memory map

Table 30. RAM memory map

| Address | Name | Access | Content |
| :---: | :---: | :---: | :--- |
| 00 h | Control Register 0 | Read/write | Device enable, output bridge and H-bridge open-load <br> control |
| 01 h | Control Register 1 | Read/write | High-side/ low-side and electrochrome control |
| 02 h | Control Register 2 | Read/write | Bridge recovery mode, PWM and electrochrome setup |

Table 30. RAM memory map (continued)

| Address | Name | Access | Content |
| :---: | :--- | :--- | :--- |
| 03 h | Control Register 3 | Read/write | High-side recovery mode, PWM setup and current- <br> monitor selection |
| 04 h | Control Register 4 | Read/write | H-bridge driver control |
| 05 h | Control Register 5 | Read/write | PWM register |
| 06 h | Control Register 6 | Read/write | PWM register |
| 10 h | Status Register 0 | Read/clear | Output bridge overcurrent and H-bridge drain-source <br> diagnosis |
| 11 h | Status Register 1 | Read/clear | Output bridge and H-bridge open-load diagnosis |
| 12 h | Status Register 2 | Read/clear | High-side overcurrent/open-load and electrochrome <br> diagnosis |
| 13 h | Status Register 3 | Read/clear | V |
| 3Fh and chargepump diagnosis |  |  |  |
|  | Configuration Reg. | Read/write | Mask bits in global status register |

Table 31. ROM memory map

| Address | Name | Access | Content |
| :---: | :--- | :--- | :---: |
| 00h | ID Header | Read only | 4300h (ASSP ST_SPI) |
| 01h | Version | Read only | 0300h |
| 02h | Product Code 1 | Read only | 5200h (82 ST_SPI) |
| 03h | Product Code 2 | Read only | 4800h (H ST_SPI) |
| 3Eh | SPI-Frame ID. | Read only | 4200h SPI-Frame-ID (ST_SPI) |

## $5 \quad$ SPI - control and status registers

Table 32. Global status byte

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | GL_ER | CO_ER | C_RESET | TSD | TW | UOV_OC_DS | OL | NR |
| Reset | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |

GL_ER: Global Error Flag.
Failures of bits 6 to 0 are always linked to the Global Error Flag. This flag is set, if at least one of these bits indicates a failure. It is reflected via the DO pin while CSN is held low and no SPI clock signal is applied. This operation does not cause the Communication Error bit in the <Global Status> to be set. The signal TW bit3 and OL bit1can be masked.

CO_ER: Communication Error.
If the number of clock pulses during the previous frame is not 24 , the frame is ignored and this bit is set.

C_RESET: Chip RESET.
If a stuck at ' 1 ' on input DI during any SPI frame occurs, or if a Power On Reset (VCC monitor) occurs. C_RESET is reset (' 1 ') with any SPI command. When C_RESET is active (' 0 '), the gate drivers are switched off (resistive path to source). After a startup of the circuit C_RESET is active due to the power-up reset pulse. Therefore, the gate drivers are switched off. They can only be activated after the C_RESET has been reset by an SPI command.
TSD: Thermal shutdown.
All gate drivers and the charge pump are switched off (resistive path to source). The TSD bit has to be cleared through a read and clear command to reactivate the gate drivers and the chargepump.
TW: Thermal Warning.
This bit can be masked using the configuration register.
UOV_OC_DS: Logical OR of the filtered undervoltage/overvoltage, chargepump-low, overcurrent of the power outputs and the H-bridge drain-source monitor signals.
OL: Open-load.
Logical OR of the filtered output driver open-load signals. This bit can be masked using the configuration register.

NR: Not Ready.
After switching the device from standby mode to active mode an internal timer is started to allow the chargepump to settle before the outputs can be activated. This bit is cleared automatically after the startup time.

### 5.1 Control Register 0

Table 33. Control Register 0

| Bit | Name | Access | Reset | Content |
| :---: | :---: | :---: | :---: | :---: |
| 15 | OUT1_HS on/off | Read/write | 0 | The corresponding output driver is activated, if this bit is set. Setting the PWM enable bit, the driver is only switched on, if the PWM timer enables it. An internal cross-current protection prevents, that both the low- and high-side of the half-bridges OUT1-OUT6 are switched on simultaneously. |
| 14 | OUT1_LS on/off | Read/write | 0 |  |
| 13 | OUT2_HS on/off | Read/write | 0 |  |
| 12 | OUT2_LS on/off | Read/write | 0 |  |
| 11 | OUT3_HS on/off | Read/write | 0 |  |
| 10 | OUT3_LS on/off | Read/write | 0 |  |
| 9 | OUT4_HS on/off | Read/write | 0 |  |
| 8 | OUT4_LS on/off | Read/write | 0 |  |
| 7 | OUT5_HS on/off | Read/write | 0 |  |
| 6 | OUT5_LS on/off | Read/write | 0 |  |
| 5 | OUT6_HS on/off | Read/write | 0 |  |
| 4 | OUT6_LS on/off | Read/write | 0 |  |
| 3 | 0 |  | 0 | Reserved (must be set to '0') |
| 2 | 0 |  | 0 |  |
| 1 | 0 |  | 0 |  |
| 0 | EN | Read/write | 0 | The device is switched into active mode, if EN is ' 1 '. It enters the standby mode, if the EN bit is ' 0 '. In standby mode all bits are reset. |

### 5.2 Control Register 1

Table 34. Control Register 1

| Bit | Name | Access | Reset |  |  | ontent |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | OUT7_HS1 on/off | Read/write | 0 |  |  |  |
| 14 | OUT7_HS2 on/off | Read/write | 0 | HS1 | HS2 | Mode |
| 13 | OUT8_HS1 on/off | Read/write | 0 | 0 | 0 | Off |
| 12 | OUT8_HS2 on/off | Read/write | 0 | 0 | 1 | Low on-resistance |
|  |  |  |  | 1 | 0 | High on-resistance |
|  |  |  |  | 1 | 1 | Off |
| 11 | OUT9_HS on/off | Read/write | 0 | The corresponding output driver is activated, if this bit is set. Setting the PWM enable bit, the driver is only switched on, if the PWM timer enables it. |  |  |
| 10 | OUT10_HS on/off | Read/write | 0 |  |  |  |
| 9 | OUT11_HS on/off | Read/write | 0 |  |  |  |
| 8 | ECV_LS on/off | Read/write | 0 |  |  |  |

Table 34. Control Register 1 (continued)

| Bit | Name | Access | Reset | Content |
| :---: | :---: | :---: | :---: | :---: |
| 7 | EC<5> | Read/write | 0 | The reference voltage for the electrochrome voltage controller at pins ECV and ECFD is binary coded. |
| 6 | EC<4> | Read/write | 0 |  |
| 5 | EC<3> | Read/write | 0 |  |
| 4 | EC<2> | Read/write | 0 |  |
| 3 | EC<1> | Read/write | 0 |  |
| 2 | EC<0> | Read/write | 0 |  |
| 1 | ECON | Read/write | 0 | The electrochrome control is activated by setting this bit to ' 1 '. This enables the driver at pin ECDR and switches OUT10 directly on ignoring bit OUT10_HS on/off. |
| 0 | ECFD_LS on/off | Read/write | 0 | The corresponding output driver is activated, if this bit is set. Setting the PWM enable bit, the driver is only switched on, if the PWM timer enables it. |

### 5.3 Control Register 2

Table 35. Control Register 2

| Bit | Name | Access | Reset | Content |
| :---: | :---: | :---: | :---: | :---: |
| 15 | OUT1_OCR | Read/write | 0 | Setting this bit to high enables the overcurrent recovery mode for the corresponding output. |
| 14 | OUT2_OCR | Read/write | 0 |  |
| 13 | OUT3_OCR | Read/write | 0 |  |
| 12 | OUT4_OCR | Read/write | 0 |  |
| 11 | OUT5_OCR | Read/write | 0 |  |
| 10 | OUT6_OCR | Read/write | 0 |  |
| 9 | ECV_OCR | Read/write | 0 |  |
| 8 | ECND | Read/write | 0 | Setting this bit to ' 1 ' puts the electrochrome controller into the negative discharge mode. |
| 7 | OUT1_PWM3 | Read/write | 0 | Setting this bit to ' 1 ' enables the PWM mode for the corresponding output. |
| 6 | OUT2_PWM1 | Read/write | 0 |  |
| 5 | OUT3_PWM2 | Read/write | 0 |  |
| 4 | OUT4_PWM1 | Read/write | 0 |  |
| 3 | OUT5_PWM2 | Read/write | 0 |  |
| 2 | OUT6_PWM3 | Read/write | 0 |  |
| 1 | ECV_PWM4 | Read/write | 0 |  |
| 0 | ECV_HV | Read/write | 0 | Setting this bit to ' 1 ' sets the maximum electrochrome controller voltage to 1.5 V (typ.). A ' 0 ' clamps it to 1.2 V (typ.). |

### 5.4 Control Register 3

Table 36. Control Register 3

| Bit | Name | Access | Reset | Content |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | OUT7_OCR | Read/write | 0 | Setting this bit to high enables the overcurrent recovery mode for the corresponding output. |  |
| 14 | OUT8_OCR | Read/write | 0 |  |  |
| 13 | OUT9_OCR | Read/write | 0 |  |  |
| 12 | OUT10_OCR | Read/write | 0 |  |  |
| 11 | OUT11_OCR | Read/write | 0 |  |  |
| 10 | OUT7_PWM1 | Read/write | 0 | Setting this bit to ' 1 ' enables the PWM mode for the corresponding output. |  |
| 9 | OUT8_PWM2 | Read/write | 0 |  |  |
| 8 | OUT9_PWM3 | Read/write | 0 |  |  |
| 7 | OUT10_PWM4 | Read/write | 0 |  |  |
| 6 | OUT11_PWM4 | Read/write | 0 |  |  |
| 5 | OCR_FREQ | Read/write | 0 | This bit defines the overcurrent recovery frequency $(0: 1.7 \mathrm{kHz}$ (typ.) 1: 3kHz (typ.)) |  |
| 4 | OV_UV_RD | Read/write | 0 | If this bit is set, the associated status bit has to be cleared after an overvoltage /undervoltage event to enable the output drivers again. |  |
| 3 | CM_SEL<3> | Read/write | 0 | A current image of the selected binary coded output is multiplexed to the CM output. If a corresponding output does not exist, the current monitor is deactivated (especially ' 0000 '). |  |
| 2 | CM_SEL<2> | Read/write | 0 | CM_SEL<3:0> | Selected output |
|  |  |  |  | 0000 | 3-state |
|  |  |  |  | 0001 | OUT<1> |
| 1 | CM_SEL<1> | Read/write | 0 | 0010 | OUT<2> |
|  |  |  |  | 0011 | OUT<3> |
|  |  |  |  | 0100 | OUT<4> |
| 0 | CM_SEL<0> | Read/write | 0 | 0101 | OUT<5> |
|  |  |  |  | 0110 | OUT<6> |
|  |  |  |  | 0111 | OUT<7> |
|  |  |  |  | 1000 | OUT<8> |
|  |  |  |  | 1001 | OUT<9> |
|  |  |  |  | 1010 | OUT<10> |
|  |  |  |  | 1011 | OUT<11> |
|  |  |  |  | 1100 | Reserved |
|  |  |  |  | 1101-1111 | 3-state |

### 5.5 Control Register 4

## Table 37. Control Register 4

| Bit | Name | Access | Reset | Content |
| :---: | :---: | :---: | :---: | :---: |
| 15 | SLEW<4> | Read/write | 0 |  |
| 14 | SLEW<3> | Read/write | 0 |  |
| 13 | SLEW<2> | Read/write | 0 | Binary coded Slew Rate Current of the H-Bridge |
| 12 | SLEW<1> | Read/write | 0 |  |
| 11 | SLEW<0> | Read/write | 0 |  |
| 10 | $\begin{gathered} \text { H-OLTH } \\ \text { HIGH } \end{gathered}$ | Read/write | 0 | H-bridge OL high threshold (5/6 * $\mathrm{V}_{\mathrm{S}}$ ) select |
| 9 | OL_H1L2 | Read/write | 0 | Test open-load condition between H 1 and L2 |
| 8 | OL_H2L1 | Read/write | 0 | Test open-load condition between H2 and L1 |
| 7 | SD | Read/write | 0 | Slow decay |
| 6 | SDS | Read/write | 0 | Slow decay single |
| 5 | COPT<3> | Read/write | 1 | Cross-current protection time (default 4000ns) |
| 4 | COPT<2> | Read/write | 1 |  |
| 3 | COPT<1> | Read/write | 1 |  |
| 2 | COPT<0> | Read/write | 1 |  |
| 1 | DIAG<1> | Read/write | 0 | Drain-source monitoring threshold voltage |
| 0 | DIAG<0> | Read/write | 0 |  |

### 5.6 Control Register 5

Table 38. Control Register 5

| Bit | Name | Access | Reset | Content |
| :---: | :---: | :---: | :---: | :---: |
| 15 | 0 |  | 0 | Reserved (must be set to '0') |
| 14 | PWM2<6> | Read/write | 0 |  |
| 13 | PWM2<5> | Read/write | 0 |  |
| 12 | PWM2<4> | Read/write | 0 |  |
| 11 | PWM2<3> | Read/write | 0 | Binary coded PWM2 on-duty-cycle |
| 10 | PWM2<2> | Read/write | 0 |  |
| 9 | PWM2<1> | Read/write | 0 |  |
| 8 | PWM2<0> | Read/write | 0 |  |
| 7 | PWMFREQ | Read/write | 0 | PWM-frequency (0: 122 Hz or 1: 244 Hz ) |

Table 38. Control Register 5 (continued)

| Bit | Name | Access | Reset | Content |
| :---: | :---: | :---: | :---: | :---: |
| 6 | PWM1<6> | Read/write | 0 |  |
| 5 | PWM1<5> | Read/write | 0 |  |
| 4 | PWM1<4> | Read/write | 0 |  |
| 3 | PWM1<3> | Read/write | 0 | Binary coded PWM1 on-duty-cycle |
| 2 | PWM1<2> | Read/write | 0 |  |
| 1 | PWM1<1> | Read/write | 0 |  |
| 0 | PWM1<0> | Read/write | 0 |  |

### 5.7 Control Register 6

Table 39. Control Register 6

| Bit | Name | Access | Reset | Content |
| :---: | :---: | :---: | :---: | :---: |
| 15 | 0 |  | 0 | Reserved (must be set to '0') |
| 14 | PWM4<6> | Read/write | 0 |  |
| 13 | PWM4<5> | Read/write | 0 |  |
| 12 | PWM4<4> | Read/write | 0 |  |
| 11 | PWM4<3> | Read/write | 0 | Binary coded PWM4 on-duty-cycle |
| 10 | PWM4<2> | Read/write | 0 |  |
| 9 | PWM4<1> | Read/write | 0 |  |
| 8 | PWM4<0> | Read/write | 0 |  |
| 7 | 0 |  | 0 | Reserved (must be set to '0') |
| 6 | PWM3<6> | Read/write | 0 |  |
| 5 | PWM3<5> | Read/write | 0 |  |
| 4 | PWM3<4> | Read/write | 0 |  |
| 3 | PWM3<3> | Read/write | 0 | Binary coded PWM3 on-duty-cycle |
| 2 | PWM3<2> | Read/write | 0 |  |
| 1 | PWM3<1> | Read/write | 0 |  |
| 0 | PWM3<0> | Read/write | 0 |  |

### 5.8 Configuration Register

Table 40. Configuration Register

| Bit | Name | Access | Reset | Content |
| :---: | :---: | :--- | :---: | :--- |
| 15 | 0 |  | 0 |  |
| 14 | 0 |  | 0 |  |
| 13 | 0 |  | 0 |  |
| 12 | 0 |  | 0 | Reserved (must be set to '0') |
| 11 | 0 |  | 0 |  |
| 10 | 0 |  | 0 |  |
| 9 | 0 |  | 0 |  |
| 8 | 0 |  | 0 |  |
| 7 | 0 |  | 0 |  |
| 6 | HEN | Read/write | 0 | A '1' enables the H-bridge |
| 5 | MASK OL HS1 | Read/write | 0 | Masks open-load of high-side 1 to global status register |
| 4 | MASK OL LS1 | Read/write | 0 | Masks open-load of low-side 1 to global status register |
| 3 | MASK TW | Read/write | 0 | Masks thermo warning to global status register |
| 2 | MASK EC OL | Read/write | 0 | Masks open-load of ECV, ECFDHS, ECFDLS and OUT10 |
| 1 | MASK OL | Read/write | 0 | Masks all open-load diagnosis to global status register |
| 0 | WD | Read/write | 0 | Watchdog |

### 5.9 Status Register 0

Table 41. Status Register 0

| Bit | Name | Access | Content |
| :---: | :---: | :---: | :---: |
| 15 | OUT1_HS OC | Read/clear | Overcurrent status bit of the corresponding output driver. A '1' indicates that an overcurrent has occurred. |
| 14 | OUT1_LS OC | Read/clear |  |
| 13 | OUT2_HS OC | Read/clear |  |
| 12 | OUT2_LS OC | Read/clear |  |
| 11 | OUT3_HS OC | Read/clear |  |
| 10 | OUT3_LS OC | Read/clear |  |
| 9 | OUT4_HS OC | Read/clear |  |
| 8 | OUT4_LS OC | Read/clear |  |
| 7 | OUT5_HS OC | Read/clear |  |
| 6 | OUT5_LS OC | Read/clear |  |
| 5 | OUT6_HS OC | Read/clear |  |
| 4 | OUT6_LS OC | Read/clear |  |

Table 41. Status Register 0 (continued)

| Bit | Name | Access | Content |
| :---: | :---: | :---: | :---: |
| 3 | DS_MON_HS<2> | Read/clear | DS-Monitoring bit. A ' 1 ' indicates that a drain-monitoring event (shortcircuit or open-load) has occurred. |
| 2 | DS_MON_HS<1> | Read/clear |  |
| 1 | DS_MON_LS<2> | Read/clear |  |
| 0 | DS_MON_LS<1> | Read/clear |  |

### 5.10 Status Register 1

Table 42. Status Register 1

| Bit | Name | Access | Content |
| :---: | :---: | :---: | :---: |
| 15 | OUT1_HS OL | Read/clear | Open-Load status bit of the corresponding output driver. A ' 1 ' indicates that an open-load event has occurred. |
| 14 | OUT1_LS OL | Read/clear |  |
| 13 | OUT2_HS OL | Read/clear |  |
| 12 | OUT2_LS OL | Read/clear |  |
| 11 | OUT3_HS OL | Read/clear |  |
| 10 | OUT3_LS OL | Read/clear |  |
| 9 | OUT4_HS OL | Read/clear |  |
| 8 | OUT4_LS OL | Read/clear |  |
| 7 | OUT5_HS_OL | Read/clear |  |
| 6 | OUT5_LS OL | Read/clear |  |
| 5 | OUT6_HS OL | Read/clear |  |
| 4 | OUT6_LS OL | Read/clear |  |
| 3 | 0 | Read | Reserved |
| 2 | 0 | Read |  |
| 1 | 0 | Read |  |
| 0 | 0 | Read |  |

### 5.11 Status Register 2

Table 43. Status Register 2

| Bit | Name | Access | Content |
| :---: | :---: | :---: | :---: |
| 15 | OUT7 OC | Read/clear | Overcurrent and open-load status bit of the corresponding output driver |
| 14 | OUT7 OL | Read/clear |  |
| 13 | OUT8 OC | Read/clear |  |
| 12 | OUT8 OL | Read/clear |  |
| 11 | OUT9 OC | Read/clear |  |
| 10 | OUT9 OL | Read/clear |  |
| 9 | OUT10 OC | Read/clear |  |
| 8 | OUT10 OL | Read/clear |  |
| 7 | OUT11 OC | Read/clear |  |
| 6 | OUT11 OL | Read/clear |  |
| 5 | ECV OC | Read/clear |  |
| 4 | ECV OL | Read/clear |  |
| 3 | VS UV | Read/clear | $\mathrm{V}_{\mathrm{S}}$ undervoltage and overvoltage status bit. |
| 2 | VS OV | Read/clear |  |
| 1 | ECV_VNR | Read/clear | Electrochrome voltage not reached / too high status bits |
| 0 | ECV_VHI | Read/clear |  |

### 5.12 Status Register 3

Table 44. Status Register 3

| Bit | Name | Access | Content |
| :---: | :---: | :---: | :---: |
| 15 | 0 | Read | Reserved |
| 14 | 0 | Read |  |
| 13 | 0 | Read |  |
| 12 | 0 | Read |  |
| 11 | 0 | Read |  |
| 10 | 0 | Read |  |
| 9 | 0 | Read |  |
| 8 | 0 | Read |  |
| 7 | 0 | Read |  |
| 6 | 0 | Read |  |

Table 44. Status Register 3 (continued)

| Bit | Name | Access |  |
| :---: | :---: | :---: | :---: |
| 5 | ECFDH OC | Read/clear | Content |
| 4 | ECFDH OL | Read/clear |  |
| 3 | ECFD OC | Read/clear |  |
| 2 | ECFD OL | Read/clear |  |
| 1 | 0 | Read | Reserved |
| 0 | CP LOW | Read/clear | This bit indicates, that the charge pump voltage is too low |

## 6 Package and packing information

### 6.1 ECOPACK ${ }^{\circledR}$ package

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK ${ }^{\circledR}$ packages, depending on their level of environmental compliance. ECOPACK ${ }^{\circledR}$ specifications, grade definitions and product status are available at: www.st.com. ECOPACK ${ }^{\circledR}$ is an ST trademark.

### 6.2 TQFP-64 mechanical data

Table 45. TQFP-64 mechanical data

| Symbol | Millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. |
| A |  |  | 1,20 |
| A1 | 0,05 |  | 0,15 |
| A2 | 0,95 | 1,00 | 1,05 |
| b | 0,17 | 0,22 | 0,27 |
| c | 0,09 |  | 0,20 |
| D | 11,80 | 12,00 | 12,20 |
| D1 | 9,80 | 10,00 | 10,20 |
| D2 ${ }^{(1)}$ | 5,85 | 6,00 | 6,15 |
| D3 |  | 7,50 |  |
| E | 11,80 | 12,00 | 12,20 |
| E1 | 9,80 | 10,00 | 10,20 |
| $E 2^{(1)}$ | 5,85 | 6,00 | 6,15 |
| E3 |  | 7,50 |  |
| e |  | 0,50 |  |
| L | 0,45 | 0,60 | 0,75 |
| L1 |  | 1,00 |  |
| k | $0^{\circ}$ | $3,50^{\circ}$ | $7^{\circ}$ |
| ccc |  |  | 0,08 |

[^0]Figure 23. TQFP-64 package dimension


### 6.3 TQFP-64 packing information

The devices can be packed in tray or tape and reel shipments (see the Figure 1: Device summary on page 1 for packaging quantities).

Figure 24. TQFP-64 power lead-less tray shipment (no suffix) (part 1)


Figure 25. TQFP-64 power lead-less tray shipment (no suffix) (part 2)


GAPGCFT00085

Figure 26. TQFP-64 power lead-less tape and reel shipment (suffix "TR") (part 1)


ALL DIMENSIONS IN MILLIMETRES UNLESS OTHERWSE STATED.


NOTES:
(1) MEASURED FROM THE CENTERLINE OF SPROCKET HOLE TO CENTERLINE DF THE POCKET

HOLE AND FROM THE CENTERLINE OF SPRCCKET HOLE TO CENTERLINE OF THE PGCKET
(2) GUMULATIVE TOLERANCE OF 10 SPROCKET HOLES IS $\pm 0.20$
(3) THIS THICKNESS IS APPLICABLE AS MEASURED AT THE EDGE OF THE TAPE
4. MATERIAL: CONDUCTVE POLYSTYRENE
5. DIM IN MM
6. ALLOWABLE GAMBER TO BE 1 mm PER 100 mm IN LENGTH, NQN-CUMULATVE OVER Z5Dmm
7. UNLESS OTHERWISE SPECIFIED. TOLERANRE $\pm 0.10$
(8) MEASUREMENT POINT TO BE 0.3 FROM BOTTOM PGCKET.
9. SURFACE RESISTIVTY $1.0 \times 10 E 5$ TO $1.0 \times 10 E 9$ OHMS/SQ.

Figure 27. TQFP-64 power lead-less tape and reel shipment (suffix "TR") (part 2)


SECTION Y-Y


SECTION X-X

| Dimension list |  |  |  |
| :---: | :---: | :---: | :---: |
| Annote | Milimeter | Annote | Milimeter |
| A0 | $1.55+/-0.05$ | K2 | $0.40+/-0.10$ |
| A1 | $9.80+/-0.05$ | P0 | $4.00+/-0.10$ |
| A2 | $6.60+/-0.10$ | P1 | $16.00+/-0.10$ |
| B0 | $13.00+/-0.10$ | P2 | $2.00+/-0.10$ |
| B1 | $9.80+/-0.05$ | P10 | $40.00+/-0.20$ |
| B2 | $6.60+/-0.10$ | E | $1.75+/-0.10$ |
| D0 | $1.55+/-0.05$ | F | $11.50+/-0.10$ |
| D1 | $1.55+/-0.05$ | T | $0.30+/-0.05$ |
| K0 | $2.00+/-0.10$ | W | $24.00+/-0.30$ |
| K1 | $1.70+/-0.10$ |  |  |

## 7 Revision history

Table 46. Document revision history

| Date | Revision | Change |
| :---: | :---: | :---: |
| 20-Dec-2010 | 1 | Initial release |
| 10-Mar-2011 | 2 | Updated Features list. <br> Updated following tables: <br> - Table 1: Device summary <br> - Table 2: Pin definitions and functions: <br> GH2, SH2, GL2, SL2: updated functions <br> - Table 7: Package thermal impedance <br> - Table 8: Supply: <br> IVCC(stby): set max value to TBD <br> - Table 13: Power outputs switching times: <br> $\mathrm{t}_{\mathrm{d} H \mathrm{~L}}, \mathrm{t}_{\mathrm{d} \mathrm{LH}}$ : updated parameter <br> - Table 31: ROM memory map: updated content for address 01h <br> - Table 40: Configuration Register: <br> bit 5, 4, 3 and 1: updated contents <br> Updated following sections: <br> - Section 3.5: Overvoltage and undervoltage detection at VS <br> - Section 3.19: H-bridge monitoring in off-mode <br> - Section 3.20: Programmable cross current protection <br> Updated Figure 21: Electrochrome mirror driver with mirror referenced to ECFD for negative discharge <br> Added Section 6.3: TQFP-64 packing information |

Table 46. Document revision history (continued)

| Date | Revision | Change |
| :---: | :---: | :---: |
| 06-Apr-2011 | 3 | Table 8: Supply: <br> - $I_{\mathrm{VCC}(\text { stby })}$ : changed TBD at $6 \mu \mathrm{~A}$ and updated $\mathrm{V}_{\mathrm{CC}}$ from 5.1 V t0 5.0 V; added test condition for $\mathrm{V}_{\mathrm{CC}}=5.3 \mathrm{~V}$ <br> Table 9: Overvoltage and undervoltage detection: <br> - $\mathrm{V}_{\text {VCCRESHU }}$, $\mathrm{V}_{\text {VCCRESHD }}$ : updated max value <br> - $V_{\text {VCCRES }}$ hysth: updated test condition <br> Table 12: On-resistance: <br> - $\mathrm{I}_{\mathrm{QLL}}$ : updated max value for OUT1-6 and typ, min, max for ECFD <br> Table 13: Power outputs switching times: <br> $-\mathrm{t}_{\mathrm{d}}$ ON $\mathrm{H}^{\text {: updated min value for all OUT except } \text { OUT }_{7,8}, ~}$ <br> $-\mathrm{dV}_{\text {OUT }} / \mathrm{dt}$ : updated min value <br> Table 15: Gate drivers for the external Power-MOS (H-bridge): <br> - I ${ }_{\text {pdGSHx }}$ : removed row <br> - $\mathrm{R}_{\mathrm{GH}}, \mathrm{R}_{\mathrm{GLx}}$ : updated min, typ and max values <br> Table 18: Open-load monitoring: <br> - $\mathrm{V}_{\text {ODSL }}$ : added min and max values, updated typ value <br> - $\mathrm{V}_{\mathrm{ODSH}}$ : added min and max values <br> Table 19: Electrochrome mirror driver: <br> - DNL ${ }_{E C V}$, DNL $_{\text {ECFD }}$ : added note <br> Table 20: Delay time from Standby to Active mode: <br> - $\mathrm{t}_{\text {set }}$ : updated max value |

Table 46. Document revision history (continued)

| Date | Revision | Change |
| :---: | :---: | :---: |
| 16-Sep-2011 | 4 | Updated Table 1: Device summary <br> Table 9: Overvoltage and undervoltage detection <br> - V ${ }_{\text {SUV OFF: }}$ updated min value <br> Table 11: Charge pump <br> - $\mathrm{V}_{\mathrm{CP}}$ : updated test condition and max value <br> - $I_{\mathrm{CP}}$ : updated max value <br> - I CPlim: updated min value <br> Table 12: On-resistance <br> - $\mathrm{I}_{\mathrm{QLH}}$ : updated min value <br> - $\mathrm{I}_{\text {QLL }}$ : updated test condition <br> Table 13: Power outputs switching times <br> $-t_{d}$ OFF L: updated max value <br> $-t_{d H L}, t_{d L H}$ :updated min value <br> Table 14: Current monitoring <br> - \|loc1|, |loc6|, |loc4|, |loc5|: updated max values <br> - \|loldil, |loldol: updated min value <br> Table 15: Gate drivers for the external Power-MOS (H-bridge) <br> - $\mathrm{R}_{\mathrm{GH}}, \mathrm{R}_{\mathrm{GLx}}$ : updated min, typ and max values <br> Table 16: Gate drivers for the external Power-MOS switching times <br> $-\mathrm{I}_{\mathrm{GH} \times r m a x}, \mathrm{I}_{\mathrm{GH} \times f \max }, \mathrm{dl}_{\mathrm{IGHxr}}, \mathrm{dl}_{\mathrm{IGHxf}}$ : updated parameters; updated min, typ and max values <br> - $\mathrm{t}_{\mathrm{CCP}}$ : updated max value <br> - tccPacc: removed row <br> - Table 17: Drain source monitoring: <br> - $\mathrm{V}_{\mathrm{SCd} 1}, \mathrm{~V}_{\mathrm{SCd} 2}, \mathrm{~V}_{\mathrm{SCd} 3}, \mathrm{~V}_{\mathrm{SCd} 4}$ : updated test contitions, min and vax values <br> - $\mathrm{t}_{\text {SCd: }}$ updated min, typ and max values <br> - Table 20: Delay time from Standby to Active mode <br> - $\mathrm{t}_{\text {set }}$ :updated min, typ and max values <br> Table 21: Inputs: DI, CSN, CLK, DIR and PWMH <br> - $\mathrm{R}_{\mathrm{CSN} \text { in }}, \mathrm{R}_{\mathrm{CLK} \text { in }}, \mathrm{R}_{\mathrm{DI} \text { in }}, \mathrm{R}_{\text {DIR }}, \mathrm{R}_{\text {PWMH }}$ :updated min, typ and max values <br> Updated Table 27: Cross-current protection time |
| 22-Sep-2013 | 5 | Updated Disclaimer. |

## Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.
Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.
ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.
Information in this document supersedes and replaces all information previously supplied.
The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

STMicroelectronics group of companies
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America
www.st.com


[^0]:    1. The size of exposed pads is variable depending on lead frame design and pad size end user should verify "D2" and "E2" dimensions for each device application
